

32-bit Single Chip Sound Microcontroller

- Arm® 32-bit RISC CPUcore Cortex®-M0+
- D50:192K / D51:192K / D41:96K bytes Embedded Flash memory
- D50:8K / D51:10K / D41:8K bytes embedded RAM
- Provide Voice Guidance on a buzzer in addition to a speaker
- "Voice/Audio Play"(2ch mixing play, Voice Speed Conversion w/o CPU resource)
- Voice Pitch Conversion Function(only S1C31D41) **New**
- ±1%(@Ta=0 to 85°C) 16MHzinternal Oscillator (only S1C31D41) **New**



■ DESCRIPTIONS

The S1C31D51/D50/D41 is a 32-bit Arm® Cortex®-M0+ MCU which integrates a specific hardware block called the HW Processor, 2type Embedded Flash size 192K(D50/D51)/96K(D41) bytes is supported.

Normally, the buzzer does not provide sufficient voice quality and sound pressure, but our newly developed algorithm allows the buzzer to play the voice, and even devices that could not be equipped with a speaker and voice guidance can generate an error or warning, and can improve usability for the end user.

The HW Processor can perform 2ch Voice/Audio Play, Voice Speed Conversion, and Self Memory Check without using any CPU resource, and the S1C31D51/D50/D41 is suitable for home electronics, white goods, and battery-based products which require voice and audio playback.

In addition, the audio playback format uses a high-compression, high-quality sound algorithm, which makes it possible to install multiple languages.

Furthermore, the EPSON Voice Creation PC tool makes development without studio recording easy

■ FEATURES

Model	S1C31D50	S1C31D51	S1C31D41
CPU			
CPU core	Arm® 32-bit RISC CPU core Cortex®-M0+		
Other	Serial-wire debug ports (SW-DP) and a micro trace buffer (MTB) included		
Embedded Flash memory			
Capacity(for Program&SoundROM)	192K bytes	96K bytes	
Erase/program count	1,000 times (min.) * When being programmed by the dedicated flash loader		
Other	On-board programming function		
	Flash programming voltage can be generated internally.		
Embedded RAMs			
General-purpose RAM (under HW Processor is not active)	8K bytes (+ 14K bytes)	10K bytes (+ 12K bytes)	8K bytes (+ 18K bytes)
Instruction cache	-	-	512 bytes
HW Processor	ver1.00	ver2.00	ver3.00
Sound Play FUNCTION			
Voice/Audio Algorithm	EPSON high quality & High compress algorithm		
Play channels	2ch mixing support(suitable for background music + Voice play)		
Sampling Frequency	15.625kHz, (suitable for Back Ground Music + Voice play)		
Bitrate	EOV:16/24/32/40 kbps	EOV:16/24 kbps	
Multi-SoundROM	supported		
Gapless play	supported		
Volume setting	Supported(0db to -63.0db:0.5db step, silence)		
Repeat time setting	Supported(1time to 255times, repeat until stop command receive)		
Voice Speed Conversion	Ver1.00	Ver2.00	
	75% - 125% (5% step)		
Voice Pitch Conversion	-		75% - 125% (5% step)
Tone Generation	-		supported
Electromagnetic/Piezoelectric buzzer Voice/Melody	-		supported
Self Memory Check FUNCTION			
On Chip RAM Check	W/R Check, MARCH-C		
On Chip Flash check	Checksum, CRC		
External SPI-Flash Check	Checksum, CRC		
Sound DAC			
Sampling Frequency	15.625kHz		
External Differential Circuit Speaker DAC/Electromagnetic Buzzer DAC/Piezoelectric buzzer DAC			
Sampling Frequency (requires to use 16bit PWM Timer(T16B)1ch)	-		15.625kHz

NEW

S1C31D50/51/41

Model	S1C31D50	S1C31D51	S1C31D41
Serial interfaces			
UART (UART3)	3 channels Baud-rate generator included, IrDA1.0 supported Open drain output, signal polarity, and baud rate division ratio are configurable. Infrared communication carrier modulation output function		
Synchronous serial interface (SPIA)	3 channels 2 to 16-bit variable data length The 16-bit timer (T16) can be used for the baud-rate generator in master mode.		
Quad synchronous serial interface (QSPI)	1 channel Supports single, dual, and quad transfer modes. Low CPU overhead memory mapped access mode that can directly read data from the external flash memory with XIP (eXecute-In-Place) mode.		
I ² C (I2C)*1	3 channels Baud-rate generator included		
DMA Controller (DMAC)			
Number of channels	4 channels		
Data transfer path	Memory to memory, memory to peripheral, and peripheral to memory		
Transfer mode	Basic, ping-pong, scatter-gather		
DMA trigger source	UART3, SPIA, QSPI, I2C, T16B, ADC12A, and software		
Clock generator (CLG)			
System clock source	4 sources (IOSC/OSC1/OSC3/EXOSC)		
System clock frequency (operating frequency)	V _{D1} voltage mode = mode0: 16.0MHz (max.) V _{D1} voltage mode = mode1: 1.8MHz (max.)		
IOSC oscillator circuit (boot clock source)	V _{D1} voltage mode = mode0: 8/2/1MHz (typ.) software selectable V _{D1} voltage mode = mode1: 1.9/0.9 MHz (typ.) software selectable 10 µs (max.) starting time (time from cancelation of SLEEP state to vector table		
OSC1 oscillator circuit	32.768 KHz (typ.) crystal oscillator 32kHz (typ.) embedded oscillator Oscillation stop detection circuit included		
OSC3 oscillator circuit	16 MHz (max.) crystal/ceramic oscillator 16/8/4MHz(typ) embedded oscillator	16/8/4MHz(typ) embedded oscillator(8/4MHz:divie16MHz) ±1%@Ta=0~85°C	
EXOSC clock input	16 MHz (max.) square or sine wave input		
Other	Configurable system clock division ratio Configurable system clock used at wake up from SLEEP state Operating clock frequency for the CPU and all peripheral circuits is selectable.		
I/O port (PPORT)			
Number of general-purpose I/O ports	PKG48pin : 39bit(max.) PKG64pin : 55bit(max.) PKG80pin : 71bit(max.) PKG100pin : 91bit (max.) Pins are shared with the peripheral I/O.	PKG32pin : 25bit(max.) PKG48pin : 39bit(max.) PKG64pin : 55bit(max.)	
Number of input interrupt ports	PKG48pin : 33bit(max.) PKG64pin : 49bit(max.) PKG80pin : 65bit(max.) PKG100pin : 85bit (max.)	PKG32pin : 21bit(max.) PKG48pin : 35bit(max.) PKG64pin : 51bit(max.)	
Number of ports that support universal port multiplexer (UPMUX)	PKG48pin : 16bit(max.) PKG64pin : 24bit(max.) PKG80pin : 27bit(max.) PKG100pin : 32bit (max.)	PKG32pin : 9bit(max.) PKG48pin : 20bit(max.) PKG64pin : 32bit(max.)	
		A peripheral circuit I/O function selected via software can be assigned to each port.	
Timers			
Watchdog timer (WDT2)	Generates NMI or watchdog timer reset. Programmable NMI/reset generation cycle		
Real-time clock (RTCA)	128-1 Hz counter, second/minute/hour/day/day of the week/month/year counters Theoretical regulation function for 1-second correction Alarm and stopwatch functions		
16-bit timer (T16)	8 channels Generates the SPIA and QSPI master clocks, and the ADC12A operating clock/		
16-bit PWM timer (T16B)	2 channels Event counter/capture function PWM waveform generation function Number of PWM output or capture input ports: 4 ports/channel		
12-bit A/D converter (ADC12A)			
Conversion method	Successive approximation type		
Resolution	12 bits		
Number of conversion channels	1 channel		
Number of analog signal inputs	8 ports/channel (max)		

S1C31D50/51/41

Model	S1C31D50	S1C31D51	S1C31D41
Supply voltage detector (SVD3)			
Number of channels	1 channel		
Detection voltage	V _{DD} or an external voltage (2 external detection ports are available.)		
Detection level	V _{DD} : 28 levels (1.8 to 5.0 V)/external voltage: 32 levels (1.2 to 5.0 V)		
Other	Intermittent operation mode Generates an interrupt or reset according to the detection level evaluation.		
Temperature sensor/reference voltage generator (TSRVR)			
Temperature sensor circuit	-	Sensor output can be measured using ADC12A.	
Reference voltage generator	-	Reference voltage for ADC12A is selectable from 2.0 V, 2.5 V, V _{DD} , and external input.	
R/F converter (RFC)			
Conversion method	CR oscillation type 24-bit counters		
Number of conversion channels	1 channel		
Supported sensors	DC bias resistive sensors		
IR remote controller (REMC3)			
Number of transmitter channels	1 channel		
Other	EL lamp drive waveform can be generated (by the hardware) for an application example. Output inversion function		
Reset			
#RESET pin	Reset when the reset pin is set to low.		
Power-on reset	Reset at power on.		
Brown-out reset	Reset when the power supply voltage drops (when V _{DD} ≤ 1.45 V (typ.) is detected).		
Watchdog timer reset	Reset when the watchdog timer overflows (can be enabled/disabled using a register).		
Supply voltage detector reset	Reset when the supply voltage detector detects the set voltage level (can be enabled/disabled using a register).		
Interrupt			
Non-maskable interrupt	6 systems (Reset, NMI, HardFault, SVCall, PendSV, SysTic)		
Programmable interrupt	External interrupt: 3 systems Internal interrupt: 27 systems		
Power supply voltage			
V _{DD} operating voltage	1.8 to 5.5 V * If V _{DD} > 3.6 V, the V _{D1} voltage mode must be mode0.		
V _{DD} operating voltage for Flash programming	2.4 ~ 5.5 V	2.2 ~ 5.5 V	
SPI-Flash interface power supply VDDQSPI	3.0 to 3.6V(possible to set main VDD:5v, SPI-Flash power supply :3.3v)		
Operating temperature			
Operating temperature range	-40 to 85 °C		
Current consumption (Typ. value)			
SLEEP mode *2	IOSC = OFF, OSC1 = OFF, OSC3 = OFF 0.46 μA	0.34 μA	
	IOSC = OFF, OSC1 = 32.768 kHz (crystal oscillator), OSC3 = OFF, RTCA = ON 0.95 μA	0.9 μA	
HALT mode *3	IOSC = OFF, OSC1 = 32.768 kHz (crystal oscillator), OSC3 = OFF 1.8 μA	1.5 μA	
	V _{D1} voltage mode = mode0, CPU = OSC3 (16MHz) 243 μA/MHz	215 μA/MHz	
RUN mode	V _{D1} voltage mode = mode1, CPU = IOSC (2MHz) 155 μA/MHz	130 μA/MHz	
Shipping form *4			
1	-	P-TQFP032-0707-0.80 (7mm x 7mm, 0.8mm pitch)	
2		P-TQFP048-0707-0.50 (7mm x 7mm, 0.5mm pitch)	
3		P-LQFP064-1010-0.50 (10mm x 10mm, 0.5mm pitch)	
4	P-TQFP080-1212-0.50 (12mm x 12mm, 0.5mm pitch)	-	
5	P-LQFP100-1414-0.50 (14mm x 14mm, 0.5mm pitch)	-	

*1 The input filter in I2C (SDA and SCL inputs) does not comply with the standard for removing noise spikes less than 50 ns.


*2 SLEEP mode refers to deep sleep mode in the Cortex®-M0+ processor.

*3 HALT mode refers to sleep mode in the Cortex®-M0+ processor.

*4 Shown in parentheses are JEITA package names.

S1C31D50/51/41

■ Block Diagram



* The pin configuration depends on the package. For detailed information, refer to Section "Pins."

*1 HW Processor Specification

• Sound Play Function

Model	HWP version	2ch Sound Play	Multi-SoundROM	Volume Setting	Repeat Setting	Voice Speed Conversion	Gapless Play	Buzzer Voice/Melody	Voice Pitch Conversion	Tone Generation
S1C31D50	1.00					✓(ver1.00)	-	-	-	-
S1C31D51	2.00	✓	✓	✓	✓	✓(ver2.00)	✓	✓	-	-
S1C31D41	3.00						✓	✓	✓	✓

• Memory Check Function


Model	HWP version	Embedded Flash		External SPI-Flash		Embedded RAM	
		CRC	Checksum	CRC	Checksum	March-C	R/W Check
S1C31D50	1.00						
S1C31D51	2.00	✓	✓	✓	✓	✓	✓
S1C31D41	3.00						

S1C31D50/51/41

■ Pin Configuration Diagram

P-TQFP032-0707-0.80(32pin, 7mm x 7mm, 0.8mm pitch)


✓ S1C31D41



S1C31D50/51/41

P-TQFP048-0707-0.50(48pin, 7mm x 7mm, 0.5mm pitch)

✓ S1C31D51/50/41




Note) Basically, Pin Compatible for D50/D51/D41 is achievable, if software deal with **Port Pins differential**.

Red Pins : differential between D50/D51 and D41.

S1C31D50/51/41

P-LQFP064-1010-0.50(64pin, 10mm x 10mm, 0.5mm pitch)

✓ S1C31D51/50/41




Note) Basically, Pin Compatible for D50/D51/D41 is achievable, if software deal with Port Pins differential.

Red Pins : differential between D50/D51 and D41.

S1C31D50/51/41

P-TQFP080-1212-0.50(80pin, 12mm x 12mm, 0.5mm pitch)

✓ S1C31D51/50



S1C31D50/51/41

P-LQFP100-1414-0.50(100pin, 14mm x 14mm, 0.5mm pitch)

✓ S1C31D51/50

The diagram illustrates the pinout for the S1C31D51/50 package. It consists of three tables:

- Top Table (Pins 75-51):**

VSS	VDD															
75	74	73	72	71	70	69	68	67	66	55	54	53	52	51	SDACOUT_N/P51	SDACOUT_P/P50
- Middle Table (Pins 50-1):**

50	P60	P60
49	P47	P47
48	P46	P46/RTC1S
47	P45	P45/#ADTRG
46	P44	P44
45	P43	P43
44	P42	P42
43	P41	P41
42	P40	P40/VREFA
41	P17	P17/UPMUX/ADIN00
40	P16	P16/UPMUX/ADIN01
39	P15	P15/UPMUX/ADIN02
38	P14	P14/UPMUX/ADIN03
37	P13	P13/UPMUX/ADIN04
36	P12	P12/UPMUX/ADIN05
35	P11	P11/UPMUX/ADIN06
34	P10	P10/UPMUX/ADIN07
33	P07	P07/UPMUX
32	P06	P06/UPMUX
31	P05	P05/UPMUX
30	P04	P04/UPMUX
29	P03	P03/UPMUX
28	P02	P02/UPMUX
27	P01	P01/UPMUX
26	P00	P00/UPMUX
- Bottom Table (Pins 1-25):**

1	PD4
2	P30
3	P31
4	P32
5	P33
6	P34
7	P35
8	P36
9	VPP
10	P37
11	P90
12	P91
13	P92
14	P93
15	P94
16	P95
17	P95,#QSPISS0
18	VDDQSPI
19	PA0
20	PA1
21	PA2
22	PA3
23	PA4
24	PA5
25	PA6

S1C31D50/51/41

■ Pin Descriptions

Symbol meanings

Assigned signal: The signal listed at the top of each pin is assigned in the initial state. The pin function must be switched via software to assign another signal (see the "I/O Ports" chapter).

I/O:	I	= Input
	O	= Output
	I/O	= Input/Output
	P	= Power supply
	A	= Analog signal
	Hi-Z	= High impedance state
Initial state:	I (Pull-up)	= Input with pulled up
	I (Pull-down)	= Input with pulled down
	Hi-Z	= High impedance state
	O (H)	= High level output
	O (L)	= Low level output
Tolerant fail-safe structure:	✓	= Over voltage tolerant fail-safe type I/O cell included

Red Pins : differential between D50/D51 and D41.

Pin name	Pin function	I/O	Initial	Tolerant fail-safe structure	Description	D41		D51/50				
						32pin	48pin	64pin	48pin	64pin	80pin	100pin
VDD	VDD	P	-	-	Power(+)	✓	✓	✓	✓	✓	✓	✓
VSS	VSS	P	-	-	GND	✓	✓	✓	✓	✓	✓	✓
VPP	VPP	P	-	-	Flash Programing Power	✓	✓	✓	✓	✓	✓	✓
VD1	VD1	A	-	-	VD1 Regulator output	✓	✓	✓	✓	✓	✓	✓
VDDQSPI	VDDQSPI	P	-	-	QSPI Interface/ P9 Port group power Supply(D50/51)/ P6 Port group power Supply (D41)	✓	✓	✓	✓	✓	✓	✓
OSC1	OSC1	A	-	-	OSC1 oscillator input	-	✓	✓	✓	✓	✓	✓
OSC2	OSC2	A	-	-	OSC1 oscillator output	-	✓	✓	✓	✓	✓	✓
TEST	TEST	I	I(Pull-down)	-	Test mode enable	✓	✓	✓	✓	✓	✓	✓
#RESET	#RESET	I	I(Pull-up)	-	Reset input	✓	✓	✓	✓	✓	✓	✓
P00	P00	I/O	Hi-Z	✓	I/O port	-	-	✓	-	-	-	✓
	UPMUX	I/O			User-selected I/O(universal port multiplexer)	-	-	-	-	-	-	✓
P01	P01	I/O	Hi-Z	✓	I/O port	-	-	✓	-	-	-	✓
	UPMUX	I/O			User-selected I/O(universal port multiplexer)	-	-	-	-	-	-	✓
P02	P02	I/O	Hi-Z	✓	I/O port	-	✓	✓	-	-	-	✓
	UPMUX	I/O			User-selected I/O(universal port multiplexer)	-	-	-	-	-	-	✓
P03	P03	I/O	Hi-Z	✓	I/O port	-	-	✓	✓	✓	✓	✓
	SDACOUT_P2	D41			Buzzer sound DAC positive output 2	-	✓	✓	-	-	-	-
	UPMUX	I/O			User-selected I/O(universal port multiplexer)	-	-	✓	✓	✓	✓	✓
P04	P04	I/O	Hi-Z	✓	I/O port	-	-	✓	✓	✓	✓	✓
	SDACOUT_P	D41			Buzzer sound DAC positive output 1	-	✓	✓	-	-	-	-
	UPMUX	I/O			User-selected I/O(universal port multiplexer)	-	-	✓	✓	✓	✓	✓
P05	P05	I/O	Hi-Z	✓	I/O port	-	-	✓	✓	✓	✓	✓
	SDACOUT_N	D41			Buzzer sound DAC nagetive output 1	-	✓	✓	-	-	-	-
	UPMUX	I/O			User-selected I/O(universal port multiplexer)	-	-	✓	✓	✓	✓	✓
P06	P06	I/O	Hi-Z	✓	I/O port	-	-	✓	✓	✓	✓	✓
	SDACOUT_N2	D41			Buzzer sound DAC nagetive output 2	-	✓	✓	-	-	-	-
	UPMUX	I/O			User-selected I/O(universal port multiplexer)	-	-	✓	✓	✓	✓	✓
P07	P07	I/O	Hi-Z	✓	I/O port	-	-	✓	-	-	✓	✓
	UPMUX	I/O			User-selected I/O(universal port multiplexer)	-	-	-	-	-	✓	✓

S1C31D50/51/41

Pin name	Pin function	I/O	Initial	Tolerant fail-safe structure	Description	D41			D51/50			
						32-pin	48pin	64pin	48pin	64pin	80pin	100pin
P10	P10	I/O	Hi-Z	-	I/O port	-	-	✓	-	-	✓	✓
	UPMUX	I/O			User-selected I/O(universal port multiplexer)	-	-	✓	-	-	✓	✓
	ADIN06	A			12-bit A/D converter Ch.0 analog signal input6	-	-	✓	-	-	-	-
	ADIN07	A			12-bit A/D converter Ch.0 analog signal input7	-	-	-	-	-	✓	✓
P11	P11	I/O	Hi-Z	-	I/O port	-	-	✓	-	✓	✓	✓
	UPMUX	I/O			User-selected I/O(universal port multiplexer)	-	-	✓	-	✓	✓	✓
	ADIN05	A			12-bit A/D converter Ch.0 analog signal input5	-	-	✓	-	-	-	-
	ADIN06	A			12-bit A/D converter Ch.0 analog signal input6	-	-	-	-	✓	✓	✓
P12	P12	I/O	Hi-Z	-	I/O port	✓	✓	✓	-	✓	✓	✓
	UPMUX	I/O			User-selected I/O(universal port multiplexer)	✓	✓	✓	-	✓	✓	✓
	ADIN04	A			12-bit A/D converter Ch.0 analog signal input4	✓	✓	✓	-	-	-	-
	ADIN05	A			12-bit A/D converter Ch.0 analog signal input5	-	-	-	-	✓	✓	✓
P13	P13	I/O	Hi-Z	-	I/O port				✓	✓	✓	✓
	FOUT	O			Clock external output	✓	✓	✓	-	-	-	-
	UPMUX	I/O			User-selected I/O(universal port multiplexer)				✓	✓	✓	✓
	ADIN03	A			12-bit A/D converter Ch.0 analog signal input3	✓	✓	✓	-	-	-	-
	ADIN04	A			12-bit A/D converter Ch.0 analog signal input4	-	-	-	✓	✓	✓	✓
P14	P14	I/O	Hi-Z	-	I/O port	✓	✓	✓	✓	✓	✓	✓
	UPMUX	I/O			User-selected I/O(universal port multiplexer)	✓	✓	✓	✓	✓	✓	✓
	ADIN02	A			12-bit A/D converter Ch.0 analog signal input2	✓	✓	✓	-	-	-	-
	ADIN03	A			12-bit A/D converter Ch.0 analog signal input3	-	-	-	✓	✓	✓	✓
P15	P15	I/O	Hi-Z	-	I/O port	✓	✓	✓	✓	✓	✓	✓
	UPMUX	I/O			User-selected I/O(universal port multiplexer)	✓	✓	✓	✓	✓	✓	✓
	ADIN01	A			12-bit A/D converter Ch.0 analog signal input1	✓	✓	✓	-	-	-	-
	ADIN02	A			12-bit A/D converter Ch.0 analog signal input2	-	-	-	✓	✓	✓	✓
P16	P16	I/O	Hi-Z	-	I/O port	✓	✓	✓	✓	✓	✓	✓
	UPMUX	I/O			User-selected I/O(universal port multiplexer)	✓	✓	✓	-	-	-	-
	ADIN00	A			12-bit A/D converter Ch.0 analog signal input0	✓	✓	✓	-	-	-	-
	ADIN01	A			12-bit A/D converter Ch.0 analog signal input1	-	-	-	✓	✓	✓	✓
P17	P17	I/O	Hi-Z	-	I/O port				✓	✓	✓	✓
	UPMUX	I/O			User-selected I/O(universal port multiplexer)	✓	✓	✓	✓	✓	✓	✓
	VREFAO	A			12-bit A/D converter Ch.0 reference voltage input	✓	✓	✓	-	-	-	-
	ADIN00	A			12-bit A/D converter Ch.0 analog signal input0	-	-	-	✓	✓	✓	✓

S1C31D50/51/41

Pin name	Pin function	I/O	Initial	Tolerant fail-safe structure	Description	D41		D51/50					
						32pin	48pin	64pin	48pin	64pin	80pin	100pin	
P20	P20	I/O	Hi-Z	✓	I/O port	✓	✓	✓	✓	✓	✓		
	SENBO	A			R/F converter Ch.0 sensor B oscillator pin								
	UPMUX	I/O			User-selected I/O(universal port multiplexer)								
P21	P21	I/O	Hi-Z	✓	I/O port	-	✓	✓	✓	✓	✓		
	SENA0	A			R/F converter Ch.0 sensor A oscillator pin								
	UPMUX	I/O			User-selected I/O(universal port multiplexer)								
P22	P22	I/O	Hi-Z	✓	I/O port	-	✓	✓	✓	✓	✓		
	REF0	A			R/F converter Ch.0 reference oscillator pin								
	UPMUX	I/O			User-selected I/O(universal port multiplexer)								
P23	P23	I/O	Hi-Z	✓	I/O port	-	✓	✓	✓	✓	✓		
	RFINO	A			R/F converter Ch.0 oscillation input								
	UPMUX	I/O			User-selected I/O(universal port multiplexer)								
P24	P24	I/O	Hi-Z	✓	I/O port	-	-	✓	-	✓	✓		
	UPMUX	I/O			User-selected I/O(universal port multiplexer)								
P25	P25	I/O	Hi-Z	✓	I/O port	-	-	✓	-	✓	✓		
	UPMUX	I/O			User-selected I/O(universal port multiplexer)								
P26	P26	I/O	Hi-Z	✓	I/O port	-	-	✓	-	✓	✓		
	UPMUX	I/O			User-selected I/O(universal port multiplexer)								
P27	P27	I/O	Hi-Z	✓	I/O port	-	-	✓	-	✓	✓		
	UPMUX	I/O			User-selected I/O(universal port multiplexer)								
P30	P30	I/O	Hi-Z	✓	I/O port	-	-	✓	✓	✓	✓		
	RFCLK00	<u>D50/D51</u>			O								
	UPMUX	I/O			User-selected I/O(universal port multiplexer)								
P31	P31	I/O	Hi-Z	✓	I/O port	✓	✓	✓	✓	✓	✓		
	EXCL10	<u>D41</u>			I								
	REMO	<u>D50/D51</u>			O								
	UPMUX	I/O			User-selected I/O(universal port multiplexer)								
P32	P32	I/O	Hi-Z	✓	I/O port	✓	✓	✓	✓	✓	✓		
	EXCL11	<u>D41</u>			I								
	CLPLS	<u>D50/D51</u>			O								
	UPMUX	I/O			User-selected I/O(universal port multiplexer)								
P33	P33	I/O	Hi-Z	✓	I/O port	-	✓	✓	-	✓	✓		
	RFCLK00	<u>D41</u>			O								
	UPMUX	I/O			User-selected I/O(universal port multiplexer)								
P34	P34	I/O	Hi-Z	✓	I/O port	-	✓	✓	-	✓	✓		
	REMO	<u>D41</u>			O								
	UPMUX	I/O			User-selected I/O(universal port multiplexer)								
P35	P35	I/O	Hi-Z	✓	I/O port	-	✓	✓	-	✓	✓		
	CLPLS	<u>D41</u>			O								
	UPMUX	I/O			User-selected I/O(universal port multiplexer)								
P36	P36	I/O	Hi-Z	✓	I/O port	-	✓	-	-	-	✓		
	UPMUX	I/O			User-selected I/O(universal port multiplexer)								
P37	P37	I/O	Hi-Z	✓	I/O port	-	✓	-	-	-	✓		
	UPMUX	I/O			User-selected I/O(universal port multiplexer)								

S1C31D50/51/41

Pin name	Pin function	I/O	Initial	Tolerant fail-safe structure	Description	D41			D51/50				
						32pin	48pin	64pin	48pin	64pin	80pin	100pin	
P40	P40	I/O	Hi-Z	-	I/O port	-	-	✓	✓	✓	✓	✓	
	VREFA	A			12-bit A/D converter Ch.0 reference voltage input	-	-	-					
P41	P41	I/O	Hi-Z	✓	I/O port	-	-	✓	-	-	✓	✓	
P42	P42	I/O	Hi-Z	✓*1	I/O port	✓	✓	✓	-	-	✓	✓	
	#ADTRG0	I			12-bit A/D converter Ch.0 trigger input	✓	✓	✓					
P43	P43	I/O	Hi-Z	✓*1	I/O port	✓	✓	✓	-	✓	✓	✓	
	RTC1S	O			Real-time clock 1-second cycle pulse output	✓	✓	✓					
P44	P44	I/O	Hi-Z	✓	I/O port	✓	✓	✓	-	✓	✓	✓	
	EXSVD0	A			Supply voltage detector external voltage detection input 0	✓	✓	✓					
P45	P45	I/O	Hi-Z	✓	I/O port	-	✓	✓	✓	✓	✓	✓	
	EXSVD1	A			Supply voltage detector external voltage detection input 1								
	#ADTRG0	I			12-bit A/D converter Ch.0 trigger input								
P46	P46	I/O	Hi-Z	✓	I/O port	-	-	-	✓	✓	✓	✓	
	RTC1S	O			Real-time clock 1-second cycle pulse output								
P47	P47	D50/D51	I/O	Hi-Z	✓	I/O port	-	-	-	-	-	-	✓
P50	SDACOUT_P	O	O(L)	✓	Sound DAC positive output	✓	✓	✓	✓	✓	✓	✓	
	P50	I/O			I/O port	✓	✓	✓	✓	✓	✓	✓	
P51	SDACOUT_N	O	O(L)	✓	Sound DAC negative output	✓	✓	✓	✓	✓	✓	✓	
	P51	I/O			I/O port	✓	✓	✓	✓	✓	✓	✓	
P52	P52	I/O	Hi-Z	✓	I/O port	-	-	✓	-	-	✓	✓	
P53	P53	I/O	Hi-Z	✓	I/O port	-	-	✓	-	-	✓	✓	
P54	P54	I/O	Hi-Z	✓	I/O port	✓	✓	✓	-	-	-	✓	
	EXOSC	I			Clock generator external clock input	✓	✓	✓					
P55	P55	I/O	Hi-Z	✓	I/O port	-	✓	✓	-	-	-	✓	
	EXCL00	I			16-bit PWM timer Ch.0 event counter input 0								
P56	P56	I/O	Hi-Z	✓	I/O port	-	✓	✓	-	-	-	✓	
	EXCL01	I			16-bit PWM timer Ch.0 event counter input 1								
P57	P57	D50/D51	I/O	Hi-Z	✓	I/O port	-	-	-	-	-	-	✓
P60	P60	I/O	Hi-Z	✓	I/O port	✓	✓	✓	-	-	-	✓	
	QSPICLK0	D41			Quad synchronous serial interface Ch.0 clock input/output								
P61	P61	I/O	Hi-Z	✓	I/O port	✓	✓	✓	✓	✓	✓	✓	
	QSDIO00	D41			Quad synchronous serial interface Ch.0 data input/output								
	EXSVD0	D50/D51			Supply voltage detector external voltage detection input 0								
P62	P62	I/O	Hi-Z	✓	I/O port	✓	✓	✓	✓	✓	✓	✓	
	QSDIO01	D41			Quad synchronous serial interface Ch.0 data input/output								
	EXSVD1	D50/D51			Supply voltage detector external voltage detection input 1								
P63	P63	I/O	Hi-Z	✓	I/O port	✓	✓	✓	-	-	✓	✓	
	QSDIO02	D41			Quad synchronous serial interface Ch.0 data input/output								
P64	P64	I/O	Hi-Z	✓	I/O port	✓	✓	✓	-	-	✓	✓	
	QSDIO03	D41			Quad synchronous serial interface Ch.0 data input/output								
P65	P65	I/O	Hi-Z	✓	I/O port	✓	✓	✓	-	-	-	✓	
	#QSDISS0	D41			Quad synchronous serial interface Ch.0 slave-select input/output								
P66	P66	D50/D51	I/O	Hi-Z	✓	I/O port	-	-	-	-	-	-	✓
P67	P67	D50/D51	I/O	Hi-Z	✓	I/O port	-	-	-	-	-	-	✓

* 1 : D41 unsupported

S1C31D50/51/41

Pin name	Pin function		I/O	Initial	Tolerant fail-safe structure	Description	D41			D51/50			
							32pin	48pin	64pin	48pin	64pin	80pin	100pin
P70	P70	<u>D50/D51</u>	I/O	Hi-Z	✓	I/O port	-	-	-	-	✓	✓	✓
P71	P71	<u>D50/D51</u>	I/O	Hi-Z	✓	I/O port	-	-	-	-	✓	✓	✓
P72	P72	<u>D50/D51</u>	I/O	Hi-Z	✓	I/O port	-	-	-	✓	✓	✓	✓
	EXCL10		I			16-bit PWM timer Ch.1 event counter input 0	-	-	-				
P73	P73	<u>D50/D51</u>	I/O	Hi-Z	✓	I/O port	-	-	-	✓	✓	✓	✓
	EXCL11		I			16-bit PWM timer Ch.1 event counter input 1	-	-	-				
P74	P74	<u>D50/D51</u>	I/O	Hi-Z	✓	I/O port	-	-	-	-	-	✓	✓
P75	P75	<u>D50/D51</u>	I/O	Hi-Z	✓	I/O port	-	-	-	-	-	-	✓
P76	P76	<u>D50/D51</u>	I/O	Hi-Z	✓	I/O port	-	-	-	-	-	-	✓
P77	P77	<u>D50/D51</u>	I/O	Hi-Z	✓	I/O port	-	-	-	-	-	-	✓
P80	P80	<u>D50/D51</u>	I/O	Hi-Z	✓	I/O port	-	-	-	-	-	✓	✓
P81	P81	<u>D50/D51</u>	I/O	Hi-Z	✓	I/O port	-	-	-	-	✓	✓	✓
P82	P82	<u>D50/D51</u>	I/O	Hi-Z	✓	I/O port	-	-	-	-	✓	✓	✓
P83	P83	<u>D50/D51</u>	I/O	Hi-Z	✓	I/O port	-	-	-	✓	✓	✓	✓
	EXOSC		I			Clock generator external clock input	-	-	-				
P84	P84	<u>D50/D51</u>	I/O	Hi-Z	✓	I/O port	-	-	-	✓	✓	✓	✓
	EXCL00		I			16-bit PWM timer Ch.0 event counter input 0	-	-	-				
P85	P85	<u>D50/D51</u>	I/O	Hi-Z	✓	I/O port	-	-	-	✓	✓	✓	✓
	EXCL01		I			16-bit PWM timer Ch.0 event counter input 1	-	-	-				
P86	P86	<u>D50/D51</u>	I/O	Hi-Z	✓	I/O port	-	-	-	-	-	✓	✓
P87	P87	<u>D50/D51</u>	I/O	Hi-Z	✓	I/O port	-	-	-	-	-	✓	✓
P90	P90	<u>D50/D51</u>	I/O	Hi-Z	✓	I/O port	-	-	-	✓	✓	✓	✓
	QSPICLK0		I/O			Quad synchronous serial interface Ch.0 clock input/output	-	-	-				
P91	P91	<u>D50/D51</u>	I/O	Hi-Z	✓	I/O port	-	-	-	✓	✓	✓	✓
	QSDIO00		I/O			Quad synchronous serial interface Ch.0 data input/output	-	-	-				
P92	P92	<u>D50/D51</u>	I/O	Hi-Z	✓	I/O port	-	-	-	✓	✓	✓	✓
	QSDIO01		I/O			Quad synchronous serial interface Ch.0 data input/output	-	-	-				
P93	P93	<u>D50/D51</u>	I/O	Hi-Z	✓	I/O port	-	-	-	✓	✓	✓	✓
	QSDIO02		I/O			Quad synchronous serial interface Ch.0 data input/output	-	-	-				
P94	P94	<u>D50/D51</u>	I/O	Hi-Z	✓	I/O port	-	-	-	✓	✓	✓	✓
	QSDIO03		I/O			Quad synchronous serial interface Ch.0 data input/output	-	-	-				
P95	P95	<u>D50/D51</u>	I/O	Hi-Z	✓	I/O port	-	-	-	✓	✓	✓	✓
	#QSPISS0		I/O			Quad synchronous serial interface Ch.0 slave-select input/output	-	-	-				

S1C31D50/51/41

Pin name	Pin function	I/O	Initial	Tolerant fail-safe structure	Description	D41			D51/50			
						32pin	48pin	64pin	48pin	64pin	80pin	100pin
PA0	PA0	D50/D51	I/O	Hi-Z	✓ I/O port	-	-	-	-	-	✓	✓
PA1	PA1	D50/D51	I/O	Hi-Z	✓ I/O port	-	-	-	-	✓	✓	✓
PA2	PA2	D50/D51	I/O	Hi-Z	✓ I/O port	-	-	-	-	✓	✓	✓
PA3	PA3	D50/D51	I/O	Hi-Z	I/O port	-	-	-	✓	✓	✓	✓
	FOUT		O		Clock external output							
PA4	PA4	D50/D51	I/O	Hi-Z	✓ I/O port	-	-	-	-	✓	✓	✓
PA5	PA5	D50/D51	I/O	Hi-Z	✓ I/O port	-	-	-	-	-	-	✓
PA6	PA6	D50/D51	I/O	Hi-Z	✓ I/O port	-	-	-	-	-	-	✓
PD0	SWCLK	I	I (Pull-up)	✓	Serial-wire debugger clock input	✓	✓	✓	✓	✓	✓	✓
	PD0	I/O			I/O port							
PD1	SWD	I/O	I (Pull-up)	✓	Serial-wire debugger data input/output	✓	✓	✓	✓	✓	✓	✓
	PD1	I/O			I/O port							
PD2	PD2	I/O	Hi-Z	-	I/O port	✓	✓	✓	✓	✓	✓	✓
	OSC4	D41			OSC3 oscillator circuit output							
	OSC3	D50/D51			OSC3 oscillator circuit input							
PD3	PD3	I/O	Hi-Z	-	I/O port	✓	✓	✓	✓	✓	✓	✓
	OSC3	D41			OSC3 oscillator circuit input							
	OSC4	D50/D51			OSC3 oscillator circuit output							
PD4	PD4	D50/D51	I/O	Hi-Z	✓ I/O port	-	-	-	-	-	✓	✓
PD5	PD5	D50/D51	I/O	Hi-Z	✓ I/O port	-	-	-	-	-	-	✓

Universal port multiplexer (UPMUX)

The universal port multiplexer (UPMUX) allows software to select the peripheral circuit input/output function to be assigned to each pin from those listed below.


Peripheral circuit	Signal to be assigned	I/O	Channel number n	Function
I ² C (I2C)	SCLn	I/O	n=0~2	I2C Ch.n clock input/output
	SDAn	I/O		I2C Ch.n data input/output
UART (UART3)	USINn	I	n=0~2	UART3 Ch.n data input
	USOUTn	O		UART3 Ch.n data output
Synchronous serial interface (SPIA)	SDIn	I	n=0~2	SPIA Ch.n data input
	SDOn	O		SPIA Ch.n data output
	SPICLKn	I/O		SPIA Ch.n clock input/output
	#SPISSn	I		SPIA Ch.n slave-select input
16-bit PWM timer (T16B)	TOUTn0/CAPn0	I/O	n=0,1	T16B Ch.n PWM output/capture input 0
	TOUTn1/CAPn1	I/O		T16B Ch.n PWM output/capture input 1
	TOUTn2/CAPn2	I/O		T16B Ch.n PWM output/capture input 2
	TOUTn3/CAPn3	I/O		T16B Ch.n PWM output/capture input 3

Note) Do not assign a function to two or more pins simultaneously.

■ EPSON Voice Creation PC Tool


EPSON Voice creation PC tool makes voice related development easy because of no-studio recording, no narrator arrangement. This tool supports languages in the table below (all female voice), and easily creation, modification can be done, by “wav file” import function, existing wav file can be used.

Asia	America	Europe
Chinese	American English	British English
Korean	American Spanish	German
Japanese	Canadian French	French
—	—	Spanish
—	—	Italian
—	—	Russian



S1C31D50/51/41

■ Basic External Connection Diagram




*1) S1C31D41 ADIN07 is connected internal TSRVR signal.

S1C31D50/51/41


■ Basic Speaker/Buzzer External Connection Diagram

Please see the circuit in D50/D51/D41 Evaluation Board manual to the details.


1. AMP ⇒ Speaker(D50/D51/D41)



2.1. differential circuit ⇒ Speaker/Electromagnetic Buzzer(D51/D41)




2.2. differential circuit ⇒ Speaker/Electromagnetic Buzzer(D41)



note) Resistance value depends on the power supply for the buzzer, please check each evaluation manual.

3. differential circuit ⇒ Piezoelectric buzzer (D51/D41)



note) Resistance value depends on the power supply for the buzzer, please check each evaluation manual.

S1C31D50/51/41

■ Revision History

Contents				
Date	Rev.	Page	Type	Details
2018/7/30	1.00	All	New	New release
2020/6/30	2.00	All	Changed	Added S1C31D51
2020/12/15	2.01	All	Changed	Deleted "FEATURES" – Embedded RAMS – Instruction cache Modified "Basic External Connection Diagram"
2021/2/15	2.02	p.13	Changed	Corrected "Basic External Connection Diagram"
2022/6/2	3.00	All	Changed	Added S1C31D41

NOTICE : PLEASE READ THE FOLLOWING NOTICE CAREFULLY BEFORE USING THIS DOCUMENT The contents of this document are subject to change without notice.

1. This document may not be copied, reproduced, or used for any other purpose, in whole or in part, without the consent of the Seiko Epson Corporation ("Epson").
2. Before purchasing or using Epson products, please contact our sales representative for the latest information and always be sure to check the latest information published on Epson's official web sites and other sources.
3. Information provided in this document such as application circuits, programs, usage, etc., are for reference purposes only. Using the application circuits, programs, usage, etc. in the design of your equipment or systems is your own responsibility. Epson makes no guarantees against any infringements or damages to any third parties' intellectual property rights or any other rights resulting from the information. This document does not grant you any licenses, intellectual property rights or any other rights with respect to Epson products owned by Epson or any third parties.
4. Epson is committed to constantly improving quality and reliability, but semiconductor products in general are subject to malfunction and failure. By using Epson products, you shall be responsible for your hardware. Software and systems must be designed well enough to prevent death or injury as well as any property damage even if any of the malfunctions or failures might be caused by Epson products. When designing your products using Epson products, please be sure to check and comply with the latest information regarding Epson products (this document, specifications, data sheets, manuals, Epson's web site, etc.). When using the information included above materials such as product data, charts, technical contents, programs, algorithms and application circuit examples, you shall evaluate your products both on a stand-alone basis as well as within your overall systems. You shall be solely responsible for deciding whether or not to adopt and use Epson products.
5. Epson has prepared this document and programs provided in this document carefully to be accurate and dependable, but Epson does not guarantee that the information and the programs are always accurate and complete. Epson assumes no responsibility for any damages which you incur due to misinformation in this document and the programs.
6. No dismantling, analysis, reverse engineering, modification, alteration, adaptation, reproduction, etc., of Epson products is allowed.
7. Epson products have been designed, developed and manufactured to be used in general electronic applications (office equipment, communications equipment, measuring instruments, home electronics, etc.) and applications individually listed in this document ("General Purpose"). Epson products are NOT intended for any use beyond the General Purpose uses that requires particular/higher quality or reliability in order to refrain from causing any malfunction or failure leading to death, injury, serious property damage or severe impact on society, including, but not limited to those listed below. Therefore, you are advised to use Epson products only for General Purpose uses. Should you desire to buy and use Epson products for a particular purpose other than a General Purpose uses, Epson makes no warranty and disclaims with respect to Epson products, whether express or implied, including without limitation any implied warranty of merchantability or fitness for any particular purpose. Please be sure to contact our sales representative and obtain approval in advance. [Particular purpose] Space equipment (artificial satellites, rockets, etc.) Transportation vehicles and their control equipment (automobiles, aircraft, trains, ships, etc.) Medical equipment (other than applications individually listed in this document) / Relay equipment to be placed on ocean floor Power station control equipment / Disaster or crime prevention equipment / Traffic control equipment / Financial equipment Other applications requiring similar levels of reliability as those listed above
8. Epson products listed in this document and our associated technologies shall not be used in any equipment or systems that laws and regulations in Japan or any other countries prohibit to manufacture, use or sell. Furthermore, Epson products and our associated technologies shall not be used for developing weapons of mass destruction, or any other military purposes or applications. If exporting Epson products or our associated technologies, you shall comply with the Foreign Exchange and Foreign Trade Control Act in Japan, Export Administration Regulations in the U.S.A. (EAR) and other export-related laws and regulations in Japan and any other countries and follow the required procedures as provided by the relevant laws and regulations.
9. Epson assumes no responsibility for any damages (whether direct or indirect) caused by or in relation with your non-compliance with the terms and conditions in this document.
10. Epson assumes no responsibility for any damages (whether direct or indirect) incurred by any third party that you assign, transfer, loan, etc., Epson products to.
11. For more details or other concerns about this document, please contact our sales representative.
12. Company names and product names listed in this document are trademarks or registered trademarks of their respective companies.

(Rev.e1.1, 2021.11)

Seiko Epson Corporation 2022, All rights reserved

Seiko Epson Corporation
Sales & Marketing Division

MD Sales & Marketing Department

JR Shinjuku Miraina Tower, 4-1-6 Shinjuku,
Shinjuku-ku, Tokyo 160-8801, Japan

EPSON semiconductor website

global.epson.com/products_and_drivers/semicon/

Document code: 413699105

First issue July 2018

Revised June 2020 in Japan

Revised December 2020 in Japan

Revised February 2021 in Japan

Revised June 2022 in Japan