

## High Quality, Low Latency Signal Path/Low Power, Stereo Audio CODEC

### GENERAL DESCRIPTION

The NAU88L21C is an ultra-low power high performance audio codec that supports both analog and digital audio functions. It includes one I2S/PCM interface, one digital microphone interface, one digital mixer, two high quality DACs, low latency ADCs, and one stereo class-G headphone amplifier. The advanced on-chip signal processing engine that includes dynamic range compressor (DRC), programmable biquad filter, as well as an integrated frequency locked loop (FLL) to support various input clocks.


### FEATURES

- 1 Digital I2S/PCM I/O port
- Two mono differential or one stereo differential analog microphone inputs, two single-ended microphone inputs or one stereo digital microphone input
- Low noise Microphone bias with 7 $\mu$ Vrms noise between 20Hz-20kHz, internal pull high resistor for microphone
- Class G Headphone Amplifier (28mW @ 32 $\Omega$ , 1% THD+N)
- DAC: 105dB SNR, (A-weighted) @ 0dB gain, 1.8V and -82dB THD @ 20mW and RL= 32 $\Omega$ , DAC playback to headphone output mode
- ADC: 103dB SNR (A-weighted) @ 0dB MIC gain, 1.8V, Fs = 48kHz and -93dB THD, 1.8V, MIC gain 0dB, OSR 256x
- Sampling rate from 8K to 192 KHz
- Low latency signal path
- Dynamic Range Compressor (DRC) Programmable Biquad filter Integrated DSP with specific functions: Input automatic level control (ALC/AGC)/limiter
- Output dynamic-range-compressor/limiter
- Package: QFN-32  
Package is Halogen-free, RoHS-compliant and TSCA-compliant

### APPLICATIONS

- Gaming controller
- Wireless Headset
- Smart Remote Controller

Block Diagram - QFN32




## Table of Contents

<b>BLOCK DIAGRAM - QFN32</b> .....	<b>2</b>
<b>PIN DIAGRAM</b> .....	<b>6</b>
<b>PIN DESCRIPTION</b> .....	<b>7</b>
<b>ELECTRICAL CHARACTERISTICS</b> .....	<b>8</b>
<b>1. GENERAL DESCRIPTION</b> .....	<b>11</b>
1.1 Inputs.....	11
1.2 Outputs.....	11
1.3 ADC, DAC and Digital Signal Processing.....	11
1.4 Digital Interfaces.....	11
<b>2. POWER SUPPLY</b> .....	<b>12</b>
2.1 Power on and off reset.....	12
2.2 Power up and Start Sequence.....	12
<b>3. INPUT PATH DETAILED DESCRIPTIONS</b> .....	<b>13</b>
3.1 Analog Microphone Inputs.....	13
3.2 Digital Microphone Input.....	14
3.3 VREF.....	14
3.4 MIC Bias.....	15
3.5 MIC detect.....	15
3.5.1 Key Release.....	17
<b>4. ADC DIGITAL BLOCK</b> .....	<b>18</b>
4.1 ADC Dynamic Range Compressors (DRC) .....	18
4.1.1 Level Estimation .....	18
4.1.2 Static Curve .....	19
4.2 ADC Digital Volume Control .....	20
4.3 ADC Programmable Biquad Filter .....	21
4.4 Companding .....	21
4.5 Additional ADC Application Notes .....	22
<b>5. DAC DIGITAL BLOCK</b> .....	<b>23</b>
5.1 DAC Dynamic Range Control (DRC).....	23
5.1.1 Level Estimation .....	23
5.1.2 Static Curve.....	24
5.2 DAC Digital Volume Control, Mute and Channel selection .....	25
5.3 DAC Soft Mute.....	25
5.4 DAC Auto Attenuate .....	25
5.5 DAC Path Digital Mixer with Side tone.....	25
5.6 Companding .....	27

5.6.1	μ-law .....	27
5.6.2	A-law .....	27
<b>6.</b>	<b>ADC AND DAC DIGITAL FILTER OPTIONS.....</b>	<b>28</b>
<b>7.</b>	<b>CLOCKING AND SAMPLE RATES.....</b>	<b>28</b>
7.1	I2S/PCM Clock Generation.....	31
7.2	Frequency Locked Loop(FLL).....	33
<b>8.</b>	<b>CONTROL INTERFACES.....</b>	<b>35</b>
8.1	2-Wire-Serial Control Mode (I <sup>2</sup> C Style Interface) .....	35
8.2	2-Wire Protocol Convention .....	35
8.3	2-Wire Write Operation .....	36
8.4	2-Wire Read Operation.....	37
8.5	Digital Serial Interface Timing.....	38
8.6	Software Reset .....	38
<b>9.</b>	<b>DIGITAL AUDIO INTERFACES.....</b>	<b>39</b>
9.1	Digital Audio Interface.....	39
9.1.1	Right-Justified Audio Data .....	39
9.1.2	Left-Justified Audio Data.....	39
9.1.3	I2S Audio Data .....	39
9.1.4	PCMA Audio Data .....	40
9.1.5	PCMB Audio Data .....	40
9.1.6	PCM Time Slot Audio Data.....	40
9.1.7	TDM I2S Audio Data.....	41
9.1.8	TDM PCMA Audio Data.....	41
9.1.9	TDM PCMB Audio Data.....	42
9.1.10	TDM PCM Offset Audio Data .....	42
9.2	Digital Audio Interface Timing Diagrams.....	44
9.2.1	Digital Audio Interface Slave Mode.....	44
9.2.2	Digital Audio Interface Master Mode.....	45
9.2.3	PCM Audio Interface Slave Mode.....	46
9.2.4	PCM Audio Interface Master Mode.....	46
9.2.5	PCM Time Slot Audio Interface Slave Mode.....	47
9.2.6	PCM Time Slot Audio Interface Master Mode.....	47
<b>10.</b>	<b>OUTPUTS.....</b>	<b>48</b>
10.1	Class G Headphone Driver and Charge Pump.....	48
<b>11.</b>	<b>CONTROL AND STATUS REGISTERS .....</b>	<b>49</b>
<b>12.</b>	<b>TYPICAL APPLICATION DIAGRAM .....</b>	<b>76</b>
<b>13.</b>	<b>PACKAGE INFORMATION .....</b>	<b>77</b>

**14. ORDERING INFORMATION ..... 78**  
**15. REVISION HISTORY ..... 79**  
**IMPORTANT NOTICE ..... 80**

## Pin Diagram



\*DMICDATA pin option reference REG0x69[3]

## Pin Description

Pin #	Name	Type	Functionality
1	MICDET	Analog IO	Microphone/button detect, 2kOhm between Mic and Mic Bias
2	MICBIAS	Analog Output	Microphone Bias Output
3	VDDMIC	Supply	Microphone supply
4	VREF	Analog I/O	Internal DAC & ADC voltage reference decoupling I/O
5	VSSA	Ground	Analog Ground
6	VDDA	Supply	Analog Supply
7	CPOUTP	Analog I/O	Charge Pump positive voltage
8	VSSCP	Ground	Charge Pump Supply ground
9	CPOUTN	Analog I/O	Charge Pump negative voltage
10	CPCB	Analog I/O	Charge Pump switching capacitor node B
11	CPCA	Analog I/O	Charge Pump switching capacitor node A
12	JKTIP(HPL)	Analog Output	Jack Tip; Headphone left channel output
13	JKR1(HPR)	Analog Output	Jack Ring1; Headphone right channel output
14	HPFB	Ground	Headphone Ground
15	IRQ	Digital I/O	IRQ
16	GPIO1/CSB	Digital I/O	General Purpose IO/CSB
17	SDIO	Digital I/O	Serial Data for I2C
18	SCLK	Digital Input	Serial Data Clock for I2C
19	VDDDB	Supply	Digital IO Supply
20	VSSD	Ground	Digital IO ground
21	VDDA	Supply	Core supply
22	MCLK	Digital Input	CODEC Master clock input
23	BCLK	Digital I/O	Serial data bit clock input or output for I2S or PCM data
24	FS	Digital I/O	Frame Sync input or output for I2S or PCM data
25	DACIN	Digital Input	Serial Audio data input for I2S or PCM data
26	ADCOUT	Digital Output	Serial Audio data Output for I2S or PCM data
27	JKDET/GPIO2	Analog Input	Jack detect input supplied by VDDA
28	MICR+/DMICDATA	Analog Input	PGA MICR+ Analog Input / Digital Microphone Data input
29	MICR-/DMICCLK	Analog/Digital Output	PGA MICR- Analog Input / Digital Microphone Clk output
30	MICL-	Analog Input/Digital Input	PGA MICL- Analog Input
31	MICL+	Analog Input	PGA MICL+ Analog Input
32	VDDA	Supply	Analog Supply

Note 1 DMICDATA pin option reference REG0x69[3]=0, DMICDATA is pin 30. Analog MiC single-ended; when REG0x69[3]=1, DMICDATA is pin 28. Analog MiCL can configure differential.

## Electrical Characteristics

Conditions:  $V_{DDA} = V_{ddb} = 1.8V$ ;  $V_{DDMIC} = 3.6V$ .

$R_L(\text{Headphone}) = 32\ \Omega$ ,  $f = 1\text{kHz}$ ,  $MCLK = 12.288\text{MHz}$ , unless otherwise specified. Limits apply for  $T_A = 25^\circ\text{C}$

Symbol	Parameter	Conditions	Typical	Limit	Units
ISD	Shutdown Current	$V_{DDA}$	4	10	$\mu\text{A}$
		$V_{ddb}$	0.2	1	
		$V_{DDMIC}$	0.2	1	
$I_{DD}$	Headset Detection Standby Mode	MCLK off, Jack Insertion, IRQ enabled		10	$\mu\text{A}$
	Active Current Normal Playback Mode	$f_S = 48\text{kHz}$ , Stereo HP DAC On, HP On, $P_{OUT} = 0\text{mW}$ . $R_L(\text{HP}) = 32\ \Omega$		5	$\text{mA}$
<b>Headphone Amplifier</b>					
$P_O$	Output Power	Stereo $R_L = 32\ \Omega$ , DAC Input, $CPVVDD = 1.8V$ , $f = 1020\text{Hz}$ , 22kHz BW, THD+N = 1% (QFN package)	28		$\text{mW}$
		Stereo $R_L = 16\ \Omega$ , DAC Input, $CPVVDD = 1.8V$ , $f = 1020\text{Hz}$ , 22kHz BW, THD+N = 1% (QFN Package)	33		$\text{mW}$
THD+N	Total Harmonic Distortion + Noise	$R_L = 32\ \Omega$ , $f = 1020\text{Hz}$ , $P_O = 20\text{mW}$	-82		$\text{dB}$
SNR	Signal to Noise Ratio	$V_{OUT} = 1\text{VRMS}$ , DAC Input, DAC_Gain = 0dB, HP_Gain = 0dB, Digital Zero Input, $f = 1020\text{Hz}$ , A-Weighted)	105		$\text{dB}$
		$V_{OUT} = 1\ \text{VRMS}$ , DAC Input, DAC_Gain = 0dB, HP_Gain = 0dB, Digital Zero Input, $f = 1020\text{Hz}$ , A-Weighted, auto attenuate enabled	108		$\text{dB}$
PSRR	Power Supplys Rejection Ratio	$f_{\text{RIPPLE}} = 217\text{Hz}$ , $V_{\text{RIPPLE}} = 200\text{mV}_{P-P}$ Input Referred, HP_GAIN = 0dB DAC Input, DAC_Gain = 0dB Ripple Applied to $V_{DDA}$	85		$\text{dB}$
$X_{\text{TALK}}$	Channel Crosstalk	Left Channel to Right Channel, -1dBFS, Gain = 0dB, $f = 1020\text{Hz}$	70		$\text{dB}$
	Interchannel Level Mismatch		+/- 0.1		$\text{dB}$
	Frequency Response	$F = 20\text{Hz} \sim 20\text{kHz}$	+0.1/-0.2		$\text{dB}$
eos	Output Noise	DAC_Gain = 0dB, HP_Gain = 0dB, $f_S = 48\text{kHz}$ , OSRDAC = 128, A-Weighted	4.4		$\mu\text{VRMS}$
	Out of Band Noise Level		-60dB		
$V_{OS}$	Output Offset Voltage	HP_Gain = 0dB, DAC_Gain = 0dB, DAC Input		$\pm 1$	$\text{mV}$
	Power Consumption MP3 Mode	No Load, No Signal, Amp on $f_S = 48\text{kHz}$ , Stereo DAC On, Amp On, $P_{OUT} = 0\text{mW}$ . $R_L = 32\ \Omega$	6.5		$\text{mW}$
	Fs Accuracy (44.1 / 48 kHz)		+/- 0.02%		



Symbol	Parameter	Conditions	Typical	Limit	Units
	Pop and Click Noise		1		mVrms
<b>ADC</b>					
THD+N	ADC Total Harmonic Distortion + Noise	MIC Input, MIC_GAIN = 0dB, VIN = 0.8Vrms, f=1020Hz, fs = 48KHz, Mono Differential Input	-91		dB
		MIC Input, MIC_GAIN = 30dB, Volume = 0dB, Vin=28.5mVrms, f=1020Hz, Digital Gain = 0dB, Mono Differential Input	-80		dB
SNR	Signal to Noise Ratio	Reference = VOUT(0dBFS), A-Weighted, MIC Input, MIC Gain = 0dB, fs = 48kHz, Mono Differential Input	102		dB
		Reference = VOUT(0dBFS), A-Weighted, MIC Input, MIC Gain = 6dB, fs = 48kHz, Mono Differential Input	100		dB
PSRR	Power Supply Rejection Ratio	V <sub>RIIPPLE</sub> = 200mV <sub>PP</sub> applied to V <sub>DDA</sub> , f <sub>RIIPPLE</sub> = 217Hz, Input Referred, MIC_GAIN = 0dB Differential Input	80		dB
CMRR	Common Mode Rejection Ratio	Differential Input 100mVrms, PGA gain = 20dB, frequency sweep from 20Hz to 20KHz	65		dB
FS <sub>ADC</sub>	ADC Full Scale Input Level	V <sub>DDA</sub> = 1.8V	1		V <sub>RMS</sub>
	Minimum Input Impedance		10		kOhm
	Frequency Response	f = 20Hz ~ 20kHz	+0.1/-0.2		dB
	Power Consumption	No Signal, ADC on f <sub>s</sub> = 44.1kHz	7.9		mW
	Group Delay Distortion	Delta Group Delay - Non-linear 0~40kHz	0.4		1/fs
	Group Delay Distortion	Delta Group Delay – Linear 0~40kHz	0		1/fs
	Group Delay (Latency)	No BIQ, No DRC. SR=48kHz	5.6		1/fs
<b>MICBIAS</b>					
I <sub>OUT</sub>	Output Current	Low Power Mode, MICBIAS=V <sub>DDA</sub> *1.53V		27	mA
e <sub>os</sub>	Output Noise	Low Noise Mode, f = 20Hz ~ 20kHz MICBIAS=2.7V		10	uVrms

### Digital I/O

Parameter	Symbol	Comments/Conditions	Min	Max	Units
Input LOW level	V <sub>IL</sub>	V <sub>DDB</sub> = 1.8V		0.33*V <sub>DDB</sub>	V
		V <sub>DDB</sub> = 3.3V		0.37*V <sub>DDB</sub>	
Input HIGH level	V <sub>IH</sub>	V <sub>DDB</sub> = 1.8V	0.67*V <sub>DDB</sub>		V
		V <sub>DDB</sub> = 3.3V	0.63*V <sub>DDB</sub>		
Output HIGH level	V <sub>OH</sub>	I <sub>Load</sub> = 1mA	V <sub>DDB</sub> =1.8V	0.9*V <sub>DDB</sub>	V
			V <sub>DDB</sub> = 3.3V	0.95*V <sub>DDB</sub>	
Output LOW level	V <sub>OL</sub>	I <sub>Load</sub> = 1mA	V <sub>DDB</sub> = 1.8V	0.1*V <sub>DDB</sub>	V
			V <sub>DDB</sub> =3.3V	0.05*V <sub>DDB</sub>	

### Recommended Operating Conditions

Condition	Symbol	Min	Typical	Max	Units
Digital I/O Supply Range	V <sub>DD</sub> B	1.62	3.3	3.6	V
Analog Supply Range	V <sub>DD</sub> A	1.62	1.8	1.98	V
Headphone Supply Range	V <sub>DD</sub> A	1.62	1.8	1.98	V
Microphone Bias Supply Voltage	V <sub>DD</sub> MIC	3.0	3.3	3.6	V
Temperature Range	T <sub>A</sub>	-40		+85	°C

### Absolute Maximum Ratings

Parameter	Min	Max	Units
Digital Supply Range	-0.3	2.2	V
Digital I/O Supply Range	-0.3	4.0	V
Analog Supply Range	-0.3	2.2	V
Headphone Supply Range	-0.3	2.2	V
Microphone Bias Supply Voltage	-0.3	4.0	V
Voltage Input Digital Range	DGND - 0.3	V <sub>DD</sub> + 0.3	V
Voltage Input Analog Range	AGND - 0.3	V <sub>DD</sub> + 0.3	V
Junction Temperature, T <sub>J</sub>	-40	+150	°C
Storage Temperature	-65	+150	°C

**CAUTION:** Do not operate at or near the maximum ratings listed for extended periods. Exposure to such conditions may adversely influence product reliability and result in failures not covered by warranty.

## 1. General Description

NAU88L21C is an ultra-low power CODECs that has both analog and digital blocks operating at 1.8V. This CODEC includes DSP functions including DRCs (Dynamic Range Compression) and programmable biquad filters. Mic bias supply is upgraded to support voltages up to 3V.

### 1.1 Inputs

The NAU88L21C provides analog inputs to acquire and process audio signals from microphones with high fidelity and flexibility. There is a stereo input path that can be used to capture signals from single-ended or differential sources. The channel has a fully differential programmable gain amplifier (PGA). The outputs of the PGA connect to the ADC.

The NAU88L21C also has an input for one digital microphone. The NAU88L21C provides a DMCLK, the clock signal for the digital microphones.

The analog and the digital microphone inputs cannot be used simultaneously.

### 1.2 Outputs

NAU88L21C has one pair of ground-referenced Class G headphone outputs that are fed by two DACs. The headphone amplifier has a gain range of -9dB to 0dB.

The Class G headphone amplifier is powered by the charge pump output voltages CPOUTP and CPOUTN. When there is no loading the CPOUTP is equal to VDDA, and CPOUTN is equal to -VDDA.

This headphone output can also be used as a lineout.

### 1.3 ADC, DAC and Digital Signal Processing

The NAU88L21C has two independent high quality ADC's and DACs. These are high performance 24-bit sigma-delta converters, which are suitable for a very wide range of applications.

The ADCs and DACs have functions that individually support digital mixing and routing. The ADCs and DACs blocks also support advanced digital signal processing subsystems that enable a very wide range of programmable signal conditioning and signal optimizing functions. All digital processing is done with 24-bit precision to minimize processing artifacts and maximize the audio dynamic range supported by the NAU88L21C.

The ADCs and DACs digital signal process can support two-point dynamic range compressors (DRCs), programmable biquad filters configurable for low pass filters, high pass filters, Notch filter, Bell, low shelf, and high shelf filters with various gain, Q, and frequency controls. Two-point DRCs can be programmed to limit the maximum output level and/or boost a low output level. The biquad filters can be configured as high pass filters intended for DC-blocking or low frequency noise reduction, such as reducing unwanted ambient noise or "wind noise" on a microphone inputs.

Zero-crossing enable for filter types 3'b1xx switching added for ADCFLT\_TYPESEL and DAC FLT\_TYPESEL. Internal function checks input signal zero crossing points as switching point.

### 1.4 Digital Interfaces

Command and control of the device is accomplished by using the I2C interface.

The digital audio I/O data streams transfer separately from command and control using either I2S or PCM audio data protocols

These simple but highly flexible interface protocols are compatible with most commonly used serial data protocols, host drivers, and industry standard I2S and PCM devices.

## 2. Power Supply

This NAU88L21C has been designed to operate reliably using a wide range of power supply conditions and power-on/power-off sequences. Because of this, there are no special requirements for the sequence or rate at which the various power supply pins change. Any supply can rise or fall at any time without harming the device. However, pops and clicks may result from some sequences. Pop-sound protection can be enabled while filter type selection changes or MCLKDET down(check MCLKDET\_CTRL\_EN if it is on), digital filter auto-mute to zero with 30fs.

### 2.1 Power on and off reset

The NAU88L21C includes a power on reset circuit on chip. The circuit resets the internal logic control at VDDA supply power up and this reset function is automatically generated internally when power supplies are too low for reliable operation. The reset threshold is approximately 1.0Vdc for VDDA. It should be noted that these values are much lower than the required voltage for normal operation of the chip.

The reset is held on while the power level for VDDA is below its threshold. Once the power level rises above its threshold, the reset is released. Once the reset is released, the registers are ready to be written to. It is also important to note that all the registers should be kept in their reset state for at least 6 $\mu$ s.

An additional internal RC filter based circuit is added which helps the circuit respond for fast ramp rates (~10 $\mu$ s) and generate the desired reset period width (~10 $\mu$ s at typical corner). This filter is also used to eliminate supply glitches which can generate a false reset condition, typically 50ns.

For reliable operation, it is recommended to write any value to register REG0x00 upon power up. This will reset all registers to the known default state.

Note that when VDDA is below the power on reset threshold, then the digital IO pins will go into a tri-state condition.

### 2.2 Power up and Start Sequence

The power up sequence to bring up the analog blocks smoothly is illustrated below and involves three different time segments (T1 – T4). The power supply ramp rate depends on a number of factors such as the power source drive strength, board parasitics and the decoupling capacitor size on the supply line. Typically, a power supply ramp time can be as fast as 5mS or as slow as 200mS.

During time T1, the power supply ramps-up. The internal PORB reset is generated when  $V_{DDA}$  is lower than 1.1V for reliable maintenance of internal logic circuits. While PORB signal is low, it clears internal digital flops. Most of the flops will be cleared to '0' while some flops can be set to '1' during the PORB pulse depending on the required default state of the register.

After time T1, wait another time 1mS so that the power supply is stable before writing to the registers. During time T2, the chip is in stand-by mode and all registers are in a default state. In stand-by, the chip only consumes leakage current and all analog blocks are turned-off. At time T3, the user can start to write data into the registers via the I2C serial bus to setup the chip for their application.

When I2C finished loading register in T3 period, waiting for T4, 1ms period, I2S clocks could input to device.




Figure 1: Power up sequence

### 3. Input Path Detailed Descriptions

NAU88L21C has two low noise, high common mode rejection ratio analog microphone differential input. The microphone inputs MICL+/- & MICR+/- which are followed by -1dB to 36dB PGA gain stages that have a fixed 12kOhm input impedance.

Inputs are maintained at a DC bias of approximately 1/2 of the VDDA supply voltage. Connections to these inputs should be AC-coupled by means of external DC blocking capacitors suitable for the device application.

The differential microphone input structure is essential in noisy digital systems where amplification of low-amplitude analog signals is necessary such as in portable digital media devices and cell phones. Differential inputs are also very useful to reduce ground noise in systems in which there are ground voltage differences between different chips and components. When properly implemented, the differential input architecture offers an improved power-supply rejection ratio (PSRR) and higher ground noise immunity.

#### 3.1 Analog Microphone Inputs

The analog microphone inputs are routed to the FEPGA (Front End Programmable Gain Amplifier). The input stage can be configured in different modes. The FEPGA gain can be varied from -1dB to 36dB in 1dB steps. The gain stage has a fixed 12kOhm input impedance and can be individually enabled or disabled by using register.

As shown in Figure 1,

For left channel input path

SL1, it is controlled by 0x76[11]DISCHRG and 0x77[14]ACDC\_CTRL[0],

SL2, it is controlled by 0x76[11]DISCHRG and 0x77[15]ACDC\_CTRL[1],

SL3 and SL4, they are controlled by 0x77[5]FEPGA\_MODEL,

SL5 and SL6, they are controlled by 0x77[7]FEPGA\_MODEL,

SL7, it is controlled by 0x6B[3],

SL8, it is controlled by 0x6B[5].

For right channel input path

SR1, it is controlled by 0x76[14]&0x76[11]  
 SR2, it is controlled by 0x76[15]&0x76[11]  
 SR3 and SR4, they are controlled by 0x77[1]FEPGA\_MODER,  
 SR5 and SR6, they are controlled by 0x77[3]FEPGA\_MODER,  
 SR7, it is controlled by 0x6B[2],  
 SR8, it is controlled by 0x6B[4].




Figure 2: Microphone Input Block Diagram with Registers

### 3.2 Digital Microphone Input

The MICL- and MICR- pins can be used for the digital microphone input. MICR- is the clock for the digital microphones and the MICL- is the data in.

### 3.3 VREF

The NAU88L21C includes a mid-supply reference circuit that produces a voltage close to VDDA/2. This “VREF” pin should be decoupled to VSS through an external bypass capacitor. Because VREF is used as a reference voltage inside the NAU88L21C, a large capacitance is required to achieve good power supply rejection at low frequency. Typically, a value of 4.7µF should be used. This larger capacitance may introduce longer rise time of VREF and delay the line output signal. However, a pre-charge circuit can be supported to help reduce the rise time. Due to the high

impedance of the VREF pin, it is important to use a low leakage capacitor. A pre-charge circuit has been implemented to reduce the VREF rise time. Once charged, this can be disabled using to save power or prevent rapid changes in level due to fluctuations in VDDA. The below Table 1 shows the VREF tie-off resistor selection.

VMIDSEL	VREF Resistor Selection	VREF Impedance
00	Open, no resistor selected	Open, no impedance installed
01	50kOhm	25kOhm
10	250kOhm	125kOhm
11	5kOhm	2.5kOhm

Table 1: VREF Impedance Selection




Figure 3: VREF Circuitry

### 3.4 MIC Bias

The NAU88L21C provides one MIC bias pin, which can be used to power various microphones. The output level of MIC Bias can be set between VDDA and 1.53 X VDDA using register settings.

It is recommended that the microphones do not draw more than 4mA from the MICBIAS pin. There are options for connecting internal 2 Kohm resistor to the microphone and for low noise or low power mode. If MICBIAS is used in low power mode, typically 100nF or 200nF capacitor can be used along with MIC Bias level at VDDA. In the low noise mode, external 1uF or 4.7uF capacitor can be omitted by register settings when MIC Bias is used to power analog microphones.

### 3.5 MIC detect

The MIC detect block can detect whether a microphone is connected between the MICBIAS output and the MICDET pin. Either the internal 2kOhm resistor or an external 2kOhm resistor can be used to connect the microphone to the MICDET pin and MICBIAS. See Figure 4, where the internal hookup of the MICDET and MICBIAS blocks is shown. MICDET de-bounce mode design two options : de-bounce mode and non-debound mode.  
 de-bounce mode : delay time 16 options, minimum 4ms, maximum 64ms.




Figure 4. Mic Detect and MICBIAS blocks

Application note: Adding a simple RC on the MICDET pin can help reduce noise coupling. These may be board level related, or component related effects.




Figure 5. Reducing noise coupling effects

If the optional external 2KOhm resistor is used, then the internal 2K Ohm resistor (Between MICBIAS and MICDET) should be disabled.



## 3.5.1 Key Release

This feature detects the edge case where the key press interrupt is not followed by a release interrupt until later on in the sequence and clears the x11 register to prepare for further interrupts.



Figure 6. Key Release Flowchart

**Note:**

1. Mic detect current threshold ~ 12.5uA, and voltage threshold = MICBIAS - 26mV. Either condition trigger mic detectons
2. Button (key) detection current throushold larger than 800uA and voltage threshold is GND + 85mA. Either condition trigger button detection.

## 4. ADC Digital Block




Figure 7: ADC Digital Path

The ADC digital block takes the output of the 24-bit Analog-to-Digital converter and performs signal processing aimed at producing a high quality audio sample stream to the audio path digital interface. The Figure 7 shows the various steps associated with the ADC digital path.

Oversampling is used to improve noise and distortion performance; however this does not affect the final audio sample rate. The oversampling rate configured between 32X and 256X using register settings.

The polarity of either ADC output signal can be changed independently on either ADC logic output as a feature sometimes useful in management of the audio phase. This feature can help minimize any audio processing that may be otherwise required as the data is passed to other stages in the system.

A low latency signal path is supported. Depending on the functional blocks included in the path a min of 4.5/fs may be expected. With all blocks active 6/fs should be expected.

The full-scale input level is proportional to VDDA. For example, with a 1.8V supply voltage, the full-scale level is 1.0VRMS.

### 4.1 ADC Dynamic Range Compressors (DRC)

The ADC's in the digital signal path each support a two-point dynamic range compressor (DRC) for advanced signal processing. Each DRC can be programmed to limit the maximum output level and/or boost a low output level signal. The DRC's function consists of level estimation and static curve control.

#### 4.1.1 Level Estimation

The NAU88L21C uses Peak level estimation that depends on the attack and decay time settings, which can be programmable by register settings as shown in the Table 2.

Bits	DRC PK COEF1 ADC	DRC PK COEF2 ADC
0000	Ts	63*Ts
0001	3*Ts	127*Ts
0010	7*Ts	255*Ts
0011	15*Ts	511*Ts
0100	31*Ts	1023*Ts
0101	63*Ts	2047*Ts
0110	127*Ts	4095*Ts
0111	255*Ts	8191*Ts

Table 2: ADC Level Estimation - Attack and Decay Time Register Settings

Please note that Ts is the sampling time given by 1/(Sampling Frequency)

## 4.1.2 Static Curve

The DRC static curve supports up to five programmable sections as shown in the Figure 8.




Figure 8: DRC Static Characteristic

Each section on the characteristic (labeled NG, EXP, CMP2, CMP1, and LMT) can be controlled by setting the slope and knee point values, in their respective registers. The table below provides the corresponding register locations.

Static Curve Section	Slope	Knee Point
LMT	0, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1	
CMP1	0, 1/2, 1/4, 1/8, 1/16, 1	0 to -31dB with -1dB step
CMP2	0, 1/2, 1/4, 1/8, 1/16, 1	0 to -63dB with -1dB step
EXP	1, 2, 4	-18 to -81dB with -1dB step
NG	1, 2, 4, 8	-35 to -98dB with -1dB step

Table 3: ADC DRC Static Curve control registers

The output Y values can be determined based on the slopes and knee points selected. Y1 is always equal to Knee 1, as an initial and default condition.

$$Y1 = \text{Knee 1}$$

$$Y0 = Y1 - (\text{Knee 1}) * (\text{LMT Slope})$$

$$Y2 = (\text{Knee 2} - \text{Knee 1}) * (\text{CMP1 Slope}) + Y1$$

$$Y3 = (\text{Knee 3} - \text{Knee 2}) * (\text{CMP2 Slope}) + Y2$$

$$Y4 = (\text{Knee 4} - \text{Knee 3}) * (\text{EXP Slope}) + Y3$$

The attack time and decay time is programmable as shown in the Table 4. And the smooth knee filter can be also enabled by register setting.

Bits	DRC ATK ADC CH##	DRC DCY ADC CH##
0000	Ts	63*Ts
0001	3*Ts	127*Ts
0010	7*Ts	255*Ts
0011	15*Ts	511*Ts
0100	31*Ts	1023*Ts
0101	63*Ts	2047*Ts
0110	127*Ts	4905*Ts
0111	255*Ts	8191*Ts
1000	511*Ts	16383*Ts
1001	1023*Ts	32757*Ts
1010	2047*Ts	65535*Ts
1011	4095*Ts	
1100	8191*Ts	

Table 4: ADC Attack and Decay Time Register Settings

Note:

Due to DC offsets from the ADC block, DRC performance may have limitation. Especially when DRC is designed with 3 or 4 knee points, output level variation caused by DC offsets should be taken into consideration. Biquad Filter can be set as high pass filter to eliminate DC offsets.

For DRC design with 2 knee points by setting knee2, knee3, knee4 together, DRC output curves of left and right channels typically share the same track as shown below:




Figure 9: DRC Output Curve with 2 Knee Points

## 4.2 ADC Digital Volume Control


The digital volume control feature allows adjustment of the audio volume coming from ADC using a two-stage volume control. This allows the gain to be adjusted from -103dB to +24dB. Also included is a mute value that will reduce the output signal of the ADCs to zero.

### 4.3 ADC Programmable Biquad Filter

The NAU88L21C has 4 dedicated digital biquad filters. Two for the ADC path, and two for the DAC path. The biquad filter is a second-order recursive linear filter with two poles and two zeros. Its transfer function in the Z-domain consists of two quadratic functions:

$$H(z) = \frac{B_0 + B_1Z^{-1} + B_2Z^{-2}}{1 + A_1Z^{-1} + A_2Z^{-2}}$$

The coefficients  $A_1, A_2, B_0, B_1, B_2$  are represented in the 3.21 format described below



Each Biquad Coefficient has 24 bits in Sxx.21 format where

- S is the sign bit (1 bit),
- xx are integers (2bits)
- 21 fractional bits (21 bits)




Figure 10: Number format description for biquad filters coefficients

### 4.4 Companding

Companding is used in digital communication systems to optimize signal-to-noise ratios with reduced data bit rates using non-linear algorithms. The NAU88L21C supports the two main telecommunications companding standards on both transmit and receive sides: A-law and  $\mu$ -law. The A-law algorithm is primarily used in European communication systems and the  $\mu$ -law algorithm is primarily used by North America, Japan, and Australia.

## 4.5 Additional ADC Application Notes

The ADC clock polarity can be inverted if necessary by register setting. It is recommend to match ADC oversampling rate with ADC clock rate as shown in the Table 5.

<b>0x2B[2:0]ADC_RATE</b>	<b>0x3[7:6]CLK_ADC_SRC</b>
000(OSR=32)	11(CODEC 1/8)
001(OSR=64)	10(CODEC1/4)
010(OSR=128)	01(CODEC 1/2)
011(OSR=256)	00(CODEC CLK)
100(OSR=192)	01(CODEC 1/2)
101(OSR=384)	00(CODEC CLK)

Table 5: ADC\_RATE and CLK\_ADC\_SRC Pairs

## 5. DAC Digital Block




Figure 11: DAC Digital Path

The DAC digital block uses 24-bit signal processing to generate analog audio with a 16-bit digital sample stream input. This block consists of a sigma-delta modulator, digital decimator/filter, programmable biquad filter, and a DRC. The full-scale output level is proportional to  $V_{DDA}$ . For example, with a 1.8V supply voltage, the full-scale level is 1.0 VRMS. The oversampling rate of the DAC can be changed from 32x to 256x for improved audio performance at higher power consumption. The DAC output signal polarity can be changed using register setting. This can help minimize any audio processing that may be required as the data is passed from other stages of the system.

### 5.1 DAC Dynamic Range Control (DRC)

The DAC DRC functions in the same way as the ADC DRC explained in Section 4.1. However, different control registers are used.

#### 5.1.1 Level Estimation

The Table 6 shows the attack and decay times for the peak level estimation. And, the time constant  $T_s$  is the the sampling time given by  $1/(\text{Sampling Frequency})$ .

Bits	DRC PK COEF1 ADC	DRC PK COEF2 ADC
0000	$T_s$	$63 * T_s$
0001	$3 * T_s$	$127 * T_s$
0010	$7 * T_s$	$255 * T_s$
0011	$15 * T_s$	$511 * T_s$
0100	$31 * T_s$	$1023 * T_s$
0101	$63 * T_s$	$2047 * T_s$
0110	$127 * T_s$	$4095 * T_s$
0111	$255 * T_s$	$8191 * T_s$

Table 6: DAC Level Estimation Attack and Decay Time Register Settings

### 5.1.2 Static Curve

The DRC static curve supports five programmable sections, and slope and knee points can be configured as shown in the Table 7.

Static Curve Section	Slope	Knee Point
LMT	0, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1	
CMP1	0, 1/2, 1/4, 1/8, 1/16, 1	0 to -31dB with -1dB step
CMP2	0, 1/2, 1/4, 1/8, 1/16, 1	0 to -63dB with -1dB step
EXP	1, 2, 4, 8	-18 to -81dB with -1dB step
NG	1, 2, 4, 8	-35 to -98dB with -1dB step

Table 7: DAC DRC Static Curve Control Registers

The Table 8 shows the attack and decay time for DRC. And, it needs to be carefully used combination with cross talk function because DRC is the last blocks in the path after mixer. Small cross-talk signal might be filtered out by DRC. The smooth knee function can be also enabled by register setting.

Bits	DRC ATK DAC	DRC DCY DAC
0000	Ts	63*Ts
0001	3*Ts	127*Ts
0010	7*Ts	255*Ts
0011	15*Ts	511*Ts
0100	31*Ts	1023*Ts
0101	63*Ts	2047*Ts
0110	127*Ts	4095*Ts
0111	255*Ts	8191*Ts
1000	511*Ts	16383*Ts
1001	1023*Ts	32757*Ts
1010	2047*Ts	65535*Ts
1011	4095*Ts	
1100	8191*Ts	

Table 8: DAC Static Curve Attack and Delay Time Register Settings



## 5.2 DAC Digital Volume Control, Mute and Channel selection

DACL and DACR both have separate digital volume controls that allow the user to adjust the gain from -103dB to +24dB in 0.5dB steps as well as mutes. Left and Right channels can be adjusted separately and control is accessed through register settings.

## 5.3 DAC Soft Mute

The soft mute function ramps the DAC digital volume down to zero when enabled. When disabled, the volume increases to the register specified volume level for each channel. This feature provides a tool that is useful for using the DAC without introducing pop and click sounds.

## 5.4 DAC Auto Attenuate

Auto-attenuate can greatly increase the perceived SNR during playback of silence. The last analog output stage is attenuated such that the noise contribution of the preceding stages is eliminated. The use of auto-attenuate by attenuating the analog output on a DAC path when the digital input represents a zero signal needs to be done gradually in order to avoid audible pops due to sudden offset changes. It is desirable to slowly ramp down the gain of the analog output stage to the maximum attenuation level. This function will be referred to as auto-attenuate. The auto-attenuate feature is used to increase the Signal to Noise Ratio. In addition, the auto attenuate logic can be used to attenuate the analog output manually, saving some software routines and allowing pop-less ramp up and down of the analog outputs with little register writes.

The auto-attenuate function can be enabled manually or automatically. In the automatic mode, if both the left and right channel receive 1024 consecutive samples of „0“, then it will read and store the value of the headset driver volume control into internal temporary registers and then attenuate the headset driver output by 1dB for every 128 samples, until -54dB is reached (54 steps maximum). If , at any time, the I2S DACIN signal receives non-zero signal samples, the headset output driver gain is increased by 1dB per step and in 1, 16, 32 or 128 samples per step (programmable by register) until the gain will be stepped up until the original gain setting is reached. In the manual mode, once enabled, it will immediately start saving the volume control into temporary registers and attenuate signals by 1dB for every 128 samples until -54dB is reached. If the manual attenuate is disabled, the gain will be fully recovered by 1dB step in 1, 16, 32, or 128 samples per step.

## 5.5 DAC Path Digital Mixer with Side tone

The NAU88L21C implements a channel based digital mixer architecture. Each DAC outputs can be selected between the different inputs. The ADC input channels, I2S channels are capable of being mixed into either output of the DAC. The figure below shows a block diagram of how the mixer works along with the related registers.




Figure 12: DAC Path Digital Mixer with Side tone.

## 5.6 Companding

Companding is used in digital communication systems to optimize signal-to-noise ratios with reduced data bit rates using non-linear algorithms. The NAU88L21C supports the two main telecommunications companding standards on both transmit and receive sides: A-law and  $\mu$ -law. The A-law algorithm is primarily used in European communication systems and the  $\mu$ -law algorithm is primarily used by North America, Japan, and Australia.

Companding converts 14 bits ( $\mu$ -law) or 13 bits (A-law) to 8 bits using non-linear quantization resulting in 1 sign bit, 3 exponent bits and 4 mantissa bits. When the companding mode is enabled, 8 bit word operation must be enabled.

Sections 5.6.1 and 5.6.2 contain the compression equations set by the ITU-T G.711 standard and implemented in the NAU88L21C.

### 5.6.1 $\mu$ -law

$$F(x) = \frac{\ln(1 + \mu \times |x|)}{\ln(1 + \mu)}, \quad -1 < x < 1$$

$$\mu = 255$$

### 5.6.2 A-law

$$F(x) = \frac{A \times |x|}{(1 + \ln(A))}, \quad 0 < x < \frac{1}{A}$$

$$F(x) = \frac{(1 + \ln(A \times |x|))}{(1 + \ln(A))}, \quad \frac{1}{A} \leq x \leq 1$$

$$A = 87.6$$

## 6. ADC and DAC Digital Filter Options

NAU88L21C provides options for various decimation filters selection at ADC path and interpolation filters at DAC path. There are five digital filter types for ADC and DAC: sharp roll-off long delay (SPRFLD), sharp roll-off long delay linear phase (SPRFLD linear), slow roll-off short delay linear phase (SLRFSD linear), sharp roll-off short delay non-linear phase (SPRFSD non-linear), and slow roll-off short delay non-linear phase (SLRFSD non-linear).

ADC filter type selection is located at REG0x2B[13:11], and DAC's is at REG0x2C[10:8]. Default value is 3b'000 for both ADC and DAC, the selection filter has the sharpest roll-off frequency response but the longest group delay. Selected filter with known sampling rate, group delay can be estimated. Group delay estimation is equal to Delay Factor /Fs;

$$\text{Estimated Group Delay} = \text{Delay Factor} / F_s$$

For example, at ADC path at  $F_s=48\text{KHz}$ , if using default filter with  $F_s=48\text{KHz}$ , then estimated group delay is  $29.1/48000\text{Hz}=606\mu\text{s}$ . Table 9 shows ADC and DAC group delay vs filter setting.

ADC path	Group Delay
SPRFLD	29.1/fs
SPRFLD linear	20.5/fs
SLRFSD linear	9.5/fs
SPRFSD non-linear	4.7/fs
SLRFSD non-linear	4.4/fs
DAC path	Group Delay
SPRFLD	32/fs
SPRFLD linear	20.7/fs
SLRFSD linear	9.7/fs
SPRFSD non-linear	7.2/fs
SLRFSD non-linear	5.7/fs


**Table 9 ADC and DAC Group Delay**

The I2S interface will take 1/fs, so the total group delay without biquad filter and DRC would be (digital filter delay factor+1)/fs.

## 7. Clocking and Sample Rates

The internal clocks for the NAU88L21C are derived from a common internal clock source. This master system clock can set directly by the MCLK pin input or it can be generated from a Frequency Locked Loop (FLL) using the MCLK\_PIN, BCLK or FS as a reference. While most of the common audio sample rates can be derived directly from typical MCLK frequencies, the FLL provides additional flexibility for a wide range of MCLK inputs or as a free running clock in the absence of an external reference.

The figures below is a block diagram illustrating how the various register settings can be used to adjust/select the MCLK, BCLK, FS, and ADC\_CLK clock frequency.



**Figure 13: MCLK and ADC\_CLK Frequency Selection**

Bits	0x3[3:0]MCLK_SRC
0000	Divide by 1
0001	Invert
0010	Divide by 2
0011	Divide by 4
0100	Divide by 8
0101	Divide by 16
0110	Divide by 32
0111	Divide by 3
1000	1
1001	Invert
1010	Divide by 6
1011	Divide by 12
1100	Divide by 24
1101	Divide by 48
1110	Divide by 96
1111	Divide by 5

Table 9: Register Settings

Bits	CLK_ADC_SRC
00	Divide by 1
01	Divide by 2
10	Divide by 4
11	Divide by 8

Table 10: Register Settings

The internal clock frequency MCLK can run at 256, 384, 400, or 500\*Fs (Fs = sample rate in Hz) four groups as shown below Table. Available Fs range and maximum MCLK are also shown. Higher than upper bounded MCLK and Fs exceed NAU88L21C operation limitation, and performance cannot guarantee.

Applying the Table 11 with Fs=48 kHz sample rate, MCLK must be set to 256\*48k = 12.288MHz for MCLK/Fs ratio=256; 400\*48k = 19.2MHz when MCLK/Fs=400; 24MHz when MCLK/Fs=500; however, it is not available for MCLK/Fs=384 because 48KHz exceeds the upper bounded Fs, 32KHz is the maximum Fs when MCLK/Fs=384.

Group1: MCLK /Fs Ratio of 256	
FS	8/16/24 ..44.1/96KHz
MCLK	Fs*256
MCLK(max)	24.576 MHz
Group2: MCLK/Fs Ratio of 384	
Fs	8/16/24/32KHz
MCLK	Fs*384
MCLK(max)	12.288MHz
Group3: MCLK/Fs Ratio of 400	
FS	8/16/24 ..44.1/48KHz
MCLK	Fs*400
MCLK(max)	19.2Mhz
Group 4: MCLK /Fs Ratio of 500	
Fs	8/16/24 ..44.1/48KHz
MCLK	Fs * 500
MCLK(max)	24Mhz

**Table 11: Applicable MCLK and Fs information based MCLK/Fs ratio**

OSR (over sampling rate) is defined as CLK\_ADC frequency divided by the audio sample rate.

$$OSR = \frac{CLK\_ADC}{Fs}$$

Available over-sampling rates are 32, 64, 100, 128, 192, 256, or 384 as set in the [ADC\\_RATE.ADC\\_RATE\\_REG0X2B\[2:0\]](#) register. CLK\_ADC frequency is set by [CLK\\_DIVIDER.CLK\\_CODEC\\_SRC\\_REG0X03\[13\]](#) and [CLK\\_DIVIDER.CLK\\_ADC\\_SRC\\_REG0X03\[7:6\]](#) registers.

It should be noted that the OSR and Fs must be selected so that the max frequency of CLK\_ADC is less than or equal to 6.144MHz. When CLK\_ADC is determined, [ADC\\_RATE.ADC\\_RATE\\_REG0X2B\[2:0\]](#) should be set to provide appropriate down sampling through digital filters.

There are two special cases in which the OSR will be 100. MCLK/Fs=400 or 500. If MCLK is 400 times the input sample rate of the DAC or the output sample rate of the ADC, the OSR will be 100. In the first case, set [CLK\\_DIVIDER.CLK\\_ADC\\_SRC\\_REG0X3\[7:6\]=2'b10 \(1/4\)](#) for ADC path, and DAC path need to set [CLK\\_DIVIDER.CLK\\_DAC\\_SRC\\_REG0X3\[5:4\]=2'b10 \(1/4\)](#) and [DAC\\_RATE.DAC\\_CTRL1\\_REG0X2C\[2:0\]=3b'000](#). When MCLK/Fs=500, the clock to the ADC will be adjusted automatically.

ADC/DAC CLK (OSR*Fs) MHz	OSR Fs	8	16	24	32	44.1	48	96	192
	32		0.256	0.512	0.768	1.024	1.4112	1.536	3.072
64		0.512	1.024	1.536	2.048	2.8224	3.072	6.144	
100		0.8	1.6	2.4	3.2	4.41	4.8		
128		1.024	2.048	3.072	4.096	5.6448	6.144		
192		1.536	3.072	4.608	6.144				

	256	2.048	4.096	6.144
	384	3.072	6.144	

**Table 12: ADC/DAC operation clocks vs OSR and sampling rate**

**Example 1:**

To configure  $F_s = 48$  kHz,  $MCLK = (256 \cdot F_s) = 12.288$  MHz, and  $CLK\_ADC = 6.144$  MHz

Set:

- $SYSCLK\_SRC = MCLK$
- $CLK\_ADC\_SRC = 1/2$
- $ADC\ OSR = 128$

**Example 2:**

To configure  $F_s = 16$  kHz,  $MCLK = 12.288$  MHz, and  $CLK\_ADC = 4.096$  MHz

Set:


- $SYSCLK\_SRC = MCLK$
- $MCLK\_SRC = 1/3$
- $CLK\_ADC\_SRC = 1$
- $ADC\ OSR = 256$

## 7.1 I2S/PCM Clock Generation

In master mode, BCLK can be derived from MCLK via a programmable divider, and the FS can be derived from BCLK via another programmable divider.

To select specific  $F_s$  values, both dividers must be set according to the block diagram and the equation below.

$$BCLK = F_s \times \text{data length} \times \text{channels}$$



**Figure 14: BCLK and FS Frequency Selection**

Bits	BCLK DIV
000	Divided by 1
001	Divided by 2
010	Divided by 4
011	Divided by 8
100	Divided by 16
101	Divided by 32

**Table 13: Register Settings**

Bits	LRC_DIV
00	Divided by 256
01	Divided by 128
10	Divided by 64
11	Divided by 32

**Table 14: Register Settings**

**Example 1:**

If we want an  $F_s$  of 48 kHz and 16 bit data is to be sent to the I2S bus (2 channel)

- $BCLK = 48000 * 16 * 2 = 1.536\text{MHz}$  and  $MCLK = 48000 * 256 = 12.288\text{MHz}$
- Set  $BCLK\_DIV = 1/8$
- Set  $LRC\_DIV = 1/32$

Or 32 bit data is to be sent

- $BCLK = 48000 * 32 * 2 = 3.073\text{MHz}$  and  $MCLK = 48000 * 256 = 12.288\text{MHz}$
- Set  $BCLK\_DIV = 1/4$
- Set  $LRC\_DIV = 1/64$

**Example 2:**

If we want an  $F_s$  of 16 kHz and 16 bit data is to be sent to the I2S bus (2 channel)

- $BCLK = 16000 * 16 * 2 = 512\text{kHz}$  and  $MCLK = 16000 * 256 = 4.096\text{MHz}$
- Set  $BCLK\_DIV = 1/8$
- Set  $LRC\_DIV = 1/32$

32 bit data is to be sent,

- $BCLK = 16000 * 32 * 2 = 1.024\text{MHz}$  and  $MCLK = 16000 * 256 = 4.096\text{MHz}$
- Set  $BCLK\_DIV = 1/4$
- Set  $LRC\_DIV = 1/64$
- 


**Example 3:**

If we want an  $F_s$  of 16 kHz and 32 bit data is to be sent to the I2S TDM bus (4 channels)

- $BCLK = 16000 * 32 * 4 = 2.048\text{MHz}$  and  $MCLK = 16000 * 256 = 4.096\text{MHz}$
- Set  $BCLK\_DIV = 1/2$
- Set  $LRC\_DIV = 1/128$



## 7.2 Frequency Locked Loop(FLL)



**Figure 15: FLL Block diagram**

The integrated FLL can be used to generate a SYSMCLK from a wide variety of reference sources such as, MCLK, BCLK, and FS or as a free running clock in the absence of an external reference. It can also create a stable SYSMCLK from less stable sources due to its tolerance of jitter.

The FLL output frequency is determined by the following parameters.

- FLL\_RATIO based on input clock frequency
- MCLK\_SRC Divider
- FLL\_INTEGER: 10 bit Integer Input
- FLL\_FRAC: 16 bit Fractional Input
- FLL\_CLK\_REF\_DIV Divider

To determine these settings, the following output frequency equations are used.

1.  $FDCO = (FREF / FLL\_CLK\_REF\_DIV) \times FLL\_INTEGER.FLL\_FRAC \times FLL\_RATIO$
2.  $MCLK = (FDCO \times MCLK\_SRC) / 2$

Where FREF is the reference clock frequency for FLL, MCLK is the desired system frequency, and FDCO is the frequency of DCO in decimal.

### Example:

If the reference frequency (FREF) is 12MHz, the desired sampling rate (Fs) is 48 kHz, and SYSCLK = 256Fs, what are the output frequency parameters?

Using these requirements, the following can be determined.

- $MCLK = 256 \times 48\text{kHz} = 12.288\text{MHz}$
- Using Equation 2:
  - $FDCO = 2 \times MCLK / MCLK\_SRC = 2 \times 12.288\text{MHz} \times MCLK\_SRC$ 
    - For FDCO to remain between 90MHz – 100MHz, MCLK\_SRC must be chosen to be 1/4. This and other values for MCLK\_SRC can be seen on the register tables.
  - $FDCO = (2 \times 12.288\text{MHz}) / (1/4) = 98.304\text{MHz}$
- Using Equation 1:
  - $FLL\_INTEGER.FLL\_FRAC = FDCO \times FLL\_CLK\_REF\_DIV / (FREF \times FLL\_RATIO)$ 
    - $FDCO = 98.304\text{MHz}$
    - $FLL\_RATIO = 1$  because of  $FREF \geq 512 \text{ kHz}$ .
    - $FLL\_CLK\_REF\_DIV = 1$  since  $FREF = MCLKI (12\text{MHz})$
  - $FLL\_INTEGER.FLL\_FRAC = 98.304\text{MHz} \times 1 / (12\text{MHz} \times 1) = 8.192$
- Now retrieve or convert the parameter values into their corresponding HEX values
  - $FLL\_RATIO = 1$  (for input clock frequency  $\geq 512\text{Khz}$ )
  - $MCLK\_SRC = 1/4$
  - $FLL\_INTEGER = 8$
  - $FLL\_FRAC = 0.192 = 3,221,225 (0.192 \times 2^{24}) = 24'h3126E9$

Please Note:

- FLL\_CLK\_REF\_DIV can be used to reduce the reference frequency for SYSMCLK by dividing the input by 1, 2, 4, or 8. Use this to ensure the reference clock frequency is less than or equal to 13.5MHz.
- FDCO must be within the 90MHz – 100MHz or the FLL cannot be guaranteed across the full range of operation.
- FLL\_FRAC must be set to 0 for low power mode.
- FLL6.SDM\_EN REG0X09[14] to create decimal part of frequency, if (DCO frequency)/(FLL input reference frequency) is not a integer . If the ratio is integer, it still can be on for lower noise output but higher power consumption.
- When FLL uses free running mode, NAU88L21C needs to be set as a master in I2S\_PCM\_CTRL2.MS0 REG0X1D[3]=1
- Set FLL6.CHB\_FILTER\_EN REG0X08[14] = '1' to enable FLL Loop Filter. Select filter clock source by FLL6.CHB\_FILTER\_EN REG0X08[13]. Select DCO input by FLL6.FILTER\_SW REG0X08[12]. FLL6.CUTOFF500 REG0X09[13] & FLL6.CUTOFF600 REG0X09[12] can be used to define FLL cutoff frequency at 500KHz or 600KHz. 500KHz will provide the best FLL performance but consume more power.
- set FLL6.FLL\_FLTR\_DITHER\_SEL REG0X09[7:6] = '01' or '10' or '11' as 1LSB / 2LSB / 3LSB random bits to Randomize the number of Filter Output Bits to average out output noise. If '00', there is no dither.

## 8. Control Interfaces

The NAU88L21C includes a serial control bus that provides access to all the device control registers, it may be configured as a 2-wire interface that conforms to industry standard implementations of the I<sup>2</sup>C serial bus protocol.

### 8.1 2-Wire-Serial Control Mode (I<sup>2</sup>C Style Interface)

The 2-wire bus is a bidirectional serial bus protocol. This protocol defines any device that sends data onto the bus as a transmitter (or master), and any device receiving data as the receiver (or slave). The NAU88L21C can function only as a slave when in the 2-wire interface configuration.

To enable 2-wire I<sup>2</sup>C Style interface,

- (1) Set register 0x1A &= 0xFF00 (Set 0x1A[7:0] = 8'b00000000)
- (2) Externally pull GPIO1/CSB pin = LOW (0V) , I<sup>2</sup>C device address = 0x1B; Or externally pull GPIO1/CSB pin = HIGH (3.3V) , I<sup>2</sup>C device address = 0x54

### 8.2 2-Wire Protocol Convention

All 2-Wire interface operations must begin with a START condition, which is a HIGH-to-LOW transition of SDIO while SCLK is HIGH. All 2-Wire interface operations are terminated by a STOP condition, which is a LOW to HIGH transition of SDIO while SCLK is HIGH. A STOP condition at the end of a read or write operation places the device in a standby mode.

An acknowledge (ACK), is a software convention used to indicate a successful data transfer. To allow for the ACK response, the transmitting device releases the SDIO bus after transmitting eight bits. During the ninth clock cycle, the receiver pulls the SDIO line LOW to acknowledge the reception of the eight bits of data.

Following a START condition, the master must output a device address byte. This consists of a 7-bit device address, and the LSB of the device address byte is the R/W (Read/Write) control bit. When R/W=1, this indicates the master is initiating a read operation from the slave device, and when R/W=0, the master is initiating a write operation to the slave device. If the device address matches the address of the slave device, the slave will output an ACK during the period when the master allows for the ACK signal.




Figure 16: Valid START Condition




Figure 17: Valid Acknowledge




Figure 18: Valid STOP Condition

Please Note:

- Sometimes, I<sup>2</sup>C needs to use level shifter between different supplies domains. During Acknowledge, receiver side (CODEC) will pull low, and transmit side (MCU) is disable and pull high by pull high resistor. Because NAU88L21C SDIO can sink 2mA by default setting (maximum up to 8mA,) shown as below Figure 19, R<sub>PU1</sub> and R<sub>PU2</sub> need to be select such that total current  $V_{DDB}/R_{PU1} + V_{DD\_MCU}/R_{PU2}$  during Acknowledge should not be too large to exceed SDIO sinking capability.




Figure 19: Typical I2C level shifter circuit

### 8.3 2-Wire Write Operation

A Write operation consists of a three-byte instruction followed by one or more Data Bytes. A Write operation requires a START condition, followed by a valid device address byte with R/W=0, a valid control address byte, data byte(s), and a STOP condition.

The Device Address of the NAU88L21C is either 0x1B (CSB=0) or 0x54 (CSB=1). If the Device Address matches this value, the NAU88L21C will respond with the expected ACK signaling as it accepts the data being transmitted to it.




Figure 20: Slave Address Byte, Control Address Byte, and Data Byte




Figure 21:2-Wire Write Sequence

### 8.4 2-Wire Read Operation

A Read operation consists of a three-byte Write instruction followed by a Read instruction of one or more data bytes. The bus master initiates the operation issuing the following sequence: a START condition, device address byte with the R/W bit set to “0”, and a Control Register Address byte. This indicates to the slave device which of its control registers is to be accessed.

If the device address matches this value, the NAU88L21C will respond with the expected ACK signaling as it accepts the Control Register Address being transmitted into it. After this, the master transmits a second START condition, and a second instantiation of the same device address, but now with R/W=1.

After again recognizing its device address, the NAU88L21C transmits an ACK, followed by a two byte value containing the 16 bits of data from the selected control register inside the NAU88L21C.

During this phase, the master generates the ACK signaling with each byte transferred from the NAU85L40. If there is no STOP signal from the master, the NAU88L21C will internally auto-increment the target Control Register Address and then output the two data bytes for this next register in the sequence.

This process will continue as long as the master continues to issue ACK signaling. If the Control Register Address being indexed inside the NAU88L21C reaches the value 0xFFFF (hexadecimal) and the value for this register is output, the index will roll over to 0x0000. The data bytes will continue to be output until the master terminates the read operation by issuing a STOP condition.




Figure 22:2-Wire Read Sequence

## 8.5 Digital Serial Interface Timing




Figure 23: Two-wire Control Mode Timing

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNIT
$T_{STAH}$	SDIO falling edge to SCLK falling edge hold timing in START / Repeat START condition	600	-	-	ns
$T_{STAS}$	SCLK rising edge to SDIO falling edge setup timing in Repeat START condition	600	-	-	ns
$T_{STOS}$	SCLK rising edge to SDIO rising edge setup timing in STOP condition	600	-	-	ns
$T_{SCKH}$	SCLK High Pulse Width	600	-	-	ns
$T_{SCKL}$	SCLK Low Pulse Width	1,300	-	-	ns
$T_{RISE}$	Rise Time for all 2-wire Mode Signals	-	-	300	ns
$T_{FALL}$	Fall Time for all 2-wire Mode Signals	-	-	300	ns
$T_{SDIOS}$	SDIO to SCLK Rising Edge DATA Setup Time	100	-	-	ns
$T_{SDIOH}$	SCLK falling Edge to SDIO DATA Hold Time	0	-	600	ns

Table 15 Digital Serial Interface Timing Parameters

## 8.6 Software Reset

The NAU88L21C and all of its control registers can be reset to “default”, initial conditions by writing any value to REG0x00 using the two-wire interface mode.

## 9. Digital Audio Interfaces

The NAU88L21C can be configured as either the master or the slave, and the Slave mode is the default if this bit is not written. In master mode, NAU88L21C outputs both Frame Sync (FS) and the audio data bit clock (BCLK) and has full control of the data transfer. In the slave mode, an external controller supplies BCLK and FS. Data is latched on the rising edge of BCLK; SDO clocks out ADC data, while SDI clocks in data for the DACs.

When not transmitting data, SDO pulls LOW in the default state. Depending on the application, the output can be configured to pull up or pull down. When the time slot function is enabled (see below), there are additional output state modes including controlled tristate capability.

NAU88L21C supports six audio formats; right justified, left justified, I2S, PCMA, PCMB, and PCM Time Slot.

### 9.1 Digital Audio Interface

#### 9.1.1 Right-Justified Audio Data

In right-justified mode, the LSB is clocked on the last BCLK rising edge before FS transitions. When FS is HIGH, channel\_0 data is transmitted and when FS is LOW, channel\_1 data is transmitted. This can be seen in the image below.




Figure 24: Right-Justified Audio Interface

#### 9.1.2 Left-Justified Audio Data

In left-justified mode, the MSB is clocked on the first BCLK rising edge after FS transitions. When FS is HIGH, channel\_0 data is transmitted and when FS is LOW, channel\_1 data is transmitted. This can be seen in the figure below.




Figure 25: Left-Justified Audio Interface

#### 9.1.3 I2S Audio Data

In I<sup>2</sup>S mode, the MSB is clocked on the second BCLK rising edge after FS transitions. When FS is LOW, left channel data is transmitted and when FS is HIGH, right channel data is transmitted. This can be seen in the figure below.




Figure 26: I2S Audio Interface

### 9.1.4 PCMA Audio Data

In the PCM A mode, channel 0 data is transmitted first followed immediately by channel 1 data. The channel 0 MSB is clocked on the second BCLK rising edge after the FS pulse rising edge, and channel 1 MSB is clocked on the next BCLK after the left channel LSB. This can be seen in the figure below.




Figure 27: PCMA Audio Interface

### 9.1.5 PCMB Audio Data

In the PCMB mode, channel\_0 data is transmitted first followed immediately by channel\_1 data. Channel 0 MSB is clocked on the first BCLK rising edge after the FS pulse rising edge, and channel\_1 MSB is clocked on the next BCLK after channel\_0 LSB. This can be seen in the figure below.





Figure 28: PCMB Audio Interface

### 9.1.6 PCM Time Slot Audio Data

The PCM time slot mode is used to allocate different time slots for ADC and DAC data. This can be useful when multiple NAU88L21C chips or other devices are sharing the same audio bus. This will allow each chip's audio to be delayed around each other without interference.



Normally, the DAC and ADC data are clocked immediately after the Frame Sync (FS), however, in the PCM time slot mode; the audio data can be delayed by left / right channel PCM time slot start value in the registers. These delays can be seen before the MSB in the figure below.




**Figure 29: PCM Time Slot Audio Interface**

The PMC time slot mode can be also used to swap channel 0 and channel 1 audio or cause both channels to use the same data. When using the NAU88L21C with other driver chips, the SDO pin can be set to pull up or pull down or high impedance during no transmission. Tri-stating on the negative edge allows the transmission of data by multiple sources in adjacent timeslots with reduced risk of bus driver contention.

### 9.1.7 TDM I2S Audio Data

In I2S mode, the MSB is clocked on the second BCLK rising edge after FS transitions. When FS is LOW, channel\_0 then channel\_2 data is transmitted and when FS is HIGH, channel\_1 then channel\_3 data is transmitted. This is shown in the figure below.



**Figure 30: TDM I2S Audio Format**

### 9.1.8 TDM PCMA Audio Data

In the PCMA mode, channel\_0 data is transmitted first followed sequentially by channel\_1, 2, and 3 immediately after. The channel\_0 MSB is clocked on the second BCLK rising edge after the FS pulse rising edge, and the subsequent channel's MSB is clocked on the next BCLK after the previous channel's LSB. This is shown in the figure below.




Figure 31: TDM PCMA Audio Format

### 9.1.9 TDM PCMB Audio Data

In TDM PCMB mode, channel\_0 data is transmitted first followed immediately by channel\_1 data. The channel\_0 MSB is clocked on the first BCLK rising edge after the FS pulse rising edge, and channel\_1 MSB is clocked on the next SCLK after channel\_0 LSB.




Figure 32: TDM PCMB Audio Format

### 9.1.10 TDM PCM Offset Audio Data

The PCM offset mode is used to delay the time at which DAC data is clocked. This increases the flexibility of the NAU88L21C to be used in a wide range of system designs. One key application of this feature is to enable multiple NAU88L21C or other devices to share the audio data bus, thus enabling more than four channels of audio. This feature may also be used to swap channel data, or to cause multiple channels to use the same data.

Normally, the DAC data are clocked immediately after the Frame Sync (FS). In this mode audio data is delayed by a delay count specified in the device control registers. The channel 0 MSB is clocked on the BCLK rising edge defined by the delay count set in .This can be seen in the figure below.




Figure 33: TDM PCM Offset Audio Format

## 9.2 Digital Audio Interface Timing Diagrams

### 9.2.1 Digital Audio Interface Slave Mode

Figure 19 provides the timing for Audio Interface Slave Mode.





Figure 34 Audio Interface Slave Mode Timing

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNIT
$T_{BCK}$	BCLK Cycle Time in Slave Mode	50	-	-	ns
$T_{BCKH}$	BCLK High Pulse Width in Slave Mode	20	-	-	ns
$T_{BCKL}$	BCLK Low Pulse Width in Slave Mode	20	-	-	ns
$T_{FSS}$	FS to BCLK Rising Edge Setup Time in Slave Mode	20	-	-	ns
$T_{FSH}$	BCLK Rising Edge to FS Hold Time in Slave Mode	20	-	-	ns
$T_{RISE}$	Rise Time for All Audio Interface Signals	-	-	$0.135T_{BCK}$	ns
$T_{FALL}$	Fall Time for All Audio Interface Signals	-	-	$0.135T_{BCK}$	ns
$T_{DIS}$	DACIN to BCLK Rising Edge Setup Time	15	-	-	ns
$T_{DIH}$	BCLK Rising Edge to DACIN Hold Time	15	-	-	ns
$T_{DOD}$	BCLK Falling Edge to ADCOUT Delay Time	-	-	30	ns

Table 16 Audio Interface Slave Mode Timing Parameters

## 9.2.2 Digital Audio Interface Master Mode

provides the timing for Audio Interface Master Mode



**Figure 35 Audio Interface Master Mode Timing**

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNIT
$T_{BCK}$	BCLK Cycle Time in Master Mode	50	60	-	ns
$T_{FSD}$	BCLK Falling Edge to FS Delay Time in Master Mode	-	-	10	ns
$T_{DIS}$	DACIN to BCLK Rising Edge Setup Time	15	-	-	ns
$T_{DIH}$	BCLK Rising Edge to DACIN Hold Time	15	-	-	ns
$T_{DOD}$	BCLK Falling Edge to ADCOUT Delay Time	-	-	20	ns

**Table 17 Audio Interface Master Mode Timing Parameters**

### 9.2.3 PCM Audio Interface Slave Mode

I2S or PCM Audio Data can be processed using either Slave Mode or Master Mode. The timing diagram for PCM Audio Data in Slave Mode is shown in below.




Figure 36 PCM Audio Interface Slave Mode

### 9.2.4 PCM Audio Interface Master Mode

I2S or PCM Audio Data can be processed using either Master or Slave Mode. The timing diagram for PCM Audio Data in Master Mode is shown in Figure 37.





Figure 37 PCM Audio Interface Master Mode Timing

### 9.2.5 PCM Time Slot Audio Interface Slave Mode


PCM Time Slot Data can be processed using either Slave Mode or Master Mode. The timing diagram for PCM Time Slot Audio Data in Slave Mode is shown in Figure 38.



**Figure 38 PCM Time Slot Audio Interface Slave Mode Timing**

### 9.2.6 PCM Time Slot Audio Interface Master Mode

The timing diagram for PCM Time Slot Audio Data in Master Mode is shown in below.



**Figure 39 PCM Time Slot Audio Interface Master Mode Timing**

## 10. Outputs

The NAU88L21C provides a pair of Class G ground-reference headphone outputs.

### 10.1 Class G Headphone Driver and Charge Pump

The NAU88L21C uses Class G speaker drivers powered by a charge pump for the headphones. For typical operation with large and small signals the charge pump provides  $\pm 1.8V$  and  $\pm 0.9V$ , respectively. These output drivers are driven by dedicated left and right DACs and can provide 30mW of power to a  $32\Omega$  load (in CSP package).

Three capacitors are needed to generate the negative voltage from the positive 1.8V. Typically,  $2\mu F$  ceramic capacitors are used.

- The Fly Back capacitor is connected between pins CPCA and CPCB.
- The Positive Output Decoupling capacitor is applied from pin CPVOUTP to ground (VSSCP).
- The Negative Output Decoupling capacitor is applied from pin CPOUTN to ground (VSSCP).

The Class G will be turned on only if DAC signal level is bigger than the threshold in the register settings, and the peak output can be also configured differently by register settings.




Figure 40: DAC to Headphone out path diagram



## 11. Control and Status Registers

REG	Function	Name	Bit																Description
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	HARDWARE_RST	HARDWARE_RESET																	Hardware Reset (Write any value <i>once</i> to reset all the registers.)
1	ENA_CTRL	CMLCK_ENB																	PGA Common Mode Lock Enable Control 0 = Enable (DEFAULT) 1 = Disable
		CLK_DAC_INV																	DAC Clock Inversion In Analog Domain Enable Control 0 = Disable (DEFAULT) 1 = Enable
		RDACEN																	Right Channel DAC Enable Control 0 = Disable (DEFAULT) 1 = Enable
		LDACEN																	Left Channel DAC Enable Control 0 = Disable (DEFAULT) 1 = Enable
		RADCEN																	Right Channel ADC Enable Control 0 = Disable (DEFAULT) 1 = Enable
		LADCEN																	Left Channel ADC Enable Control 0 = Disable (DEFAULT) 1 = Enable
		DCLK_ADC_EN																	ADC Clock Enable Control 0 = Disable 1 = Enable (DEFAULT)
		DCLK_DAC_EN																	DAC Clock Enable Control 0 = Disable 1 = Enable (DEFAULT)
		CLK_IMM_EN																	IMM Clock Enable Control 0 = Disable 1 = Enable (DEFAULT)
		CLK_I2S_EN																	I2S Clock Enable Control 0 = Disable 1 = Enable (DEFAULT)
		CLK_BIST_EN																	BIST Clock Enable Control 0 = Disable 1 = Enable (DEFAULT)
		CLK_OTP_EN																	OTP (One Time Programming) Clock Enable Control 0 = Disable 1 = Enable (DEFAULT)
		CLK_DRC_EN																	DRC Clock Enable Control 0 = Disable 1 = Enable (DEFAULT)
	DEFAULT		0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0x00FF
3	CLK_DIVIDER	SYSCLK_SRC																	Master Clock Source Select 0 = MCLK_PIN (DEFAULT) 1 = ½ DCO_CLK
		CLK_CODEC_SRC																	ADC & DAC Clock Source Select 0 = From internal MCLK (DEFAULT) 1 = From MCLK_PIN or ½ DCO_CLK
		CLK_DAC_PL																	DAC Clock Polarity 0 = Non-inverted 1 = Inverted
		CLK_ADC_PL																	ADC Clock Polarity 0 = Non-inverted 1 = Inverted (Recommended)
		CLK_GPIO_SRC																	Scaling Divider For GPIO Clock From MCLK 00 = 1/8 (DEFAULT) 01 = 1 (MCLK) 10 = 1/2 11 = 1/4

REG	Function	Name	Bit																Description		
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
		CLK_ADC_SRC																			Scaling Divider For ADC Clock From CODEC_SRC 00 = 1 01 = 1/2 (DEFAULT) 10 = 1/4 11 = 1/8
		CLK_DAC_SRC																			Scaling Divider For DAC Clock From CODEC_SRC 00 = 1 01 = 1/2 (DEFAULT) 10 = 1/4 11 = 1/8
		MCLK_SRC																			Scaling Divider For MCLK From SYSCLK_SRC 0000 = 1 (DEFAULT)    0001 = Inverted 0010 = 1/2            0011 = 1/4 0100 = 1/8            0101 = 1/16 0110 = 1/32           0111 = 1/3 1000 = 1                1001 = Inverted 1010 = 1/6            1011 = 1/12 1100 = 1/24           1101 = 1/48 1110 = 1/96           1111 = 1/5
		DEFAULT	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0x0050
4	FLL1	FLLISELDAC																			Increase Drive Strength Of FLL DAC 000 = (DEFAULT)
		ICTRL_LATCH																			<b>FLL Latch Drive Strength Multiplier</b> (When FLL running at high frequency with long decimal number, DSP needs to operate at high speed. By adjusting ICTRL_LATCH, FLL DSP can optimize between performance and power consumption (111 has highest power consumption for FLL DSP.) On the other hand, (DCO frequency)/(FLL input reference frequency)=integer, default setting can be used to reduce power. This register is using thermometer coding.) 000 = (DEFAULT)            001 = 1x 011 = 2x                      111 = 3x
		ICTRL_V2I																			<b>Amp Half Bias-Current Select</b> (Amp bias current must be reduced to 50% of its nominal value.) 00 = No power reduction (DEFAULT) 01 = Half bias current on FLL_BIAS_AMP2X 10 = Half bias current on FLL_BIAS_AMP 11 = Half current on both amps
		FLL_LOCK_B P																			<b>Manual Force of FLL Lock Enable Control</b> 0 = Disable (DEFAULT) 1 = Enable
		FLL_RATIO																			<b>Input Clock Frequency Select</b> 0000001 = For input clock frequency $\geq$ 512KHz 0000010 = For input clock frequency $\geq$ 256KHz 0000100 = For input clock frequency $\geq$ 128KHz 0001000 = For input clock frequency $\geq$ 64KHz 0010000 = For input clock frequency $\geq$ 32KHz 0100000 = For input clock frequency $\geq$ 8KHz 1000000 = For input clock frequency $\geq$ 4KHz
DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000		
5	FLL2	DOUT2DCO_RSV																			<b>FLL DCO Frequency Free-running Mode</b>
		DEFAULT	0	0	0	0	0	0	0	0	1	0	1	1	1	1	0	0	0x00BC		
6	FLL3	GAIN_ERR																			<b>FLL Gain Error</b> (The threshold is comparison between DCO and target frequency. 1111 has the most accurate DCO to target frequency. However, the gain error setting conditionally and inversely depends on FLL input reference clock rate. Higher FLL reference input frequency can only set lower gain error, such as 0000 for input reference from MCLK=12.288MHz. On the other side, if FLL reference input is from Frame sync, 48KHz, higher error gain can apply such as 1111.) 0000 = (DEFAULT)            0001 = x1 0010 = x2                      0011 = x3 0100 = x4                      0101 = x5 0110 = x6                      0111 = x8

REG	Function	Name	Bit																Description
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
																		1000 = x9 1010 = x12 1100 = x17 1110 = x20	1001 = x10 1011 = x16 1101 = x18 1111 = x24
		FLL_CLK_REF_SRC																<b>FLL Reference CLK Source Select</b> 00 & 01 = MCLK pin (DEFAULT) 10 = BCLK pin 11 = LRC pin	
		FLL_INTEGER																<b>FLL 10-bit Integer Input</b>	
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	<b>0x0008</b>
7	FLL4	HIGHBWE																<b>High Bandwidth Enable Control</b> 0 = Disable (DEFAULT) 1 = Enable	
		FLL_CLK_REF_DIV_4CHK																<b>FLL CLK_REF Divider For Accurate Lock Detection</b> 000 = 1 (DEFAULT)      001 = 1/2 010 = 1/4                011 = 1/8 100 = 1/16               101 = 1/32	
		FLL_CLK_REF_DIV																<b>FLL Pre-Scale Divider</b> 00 = 1 (DEFAULT)      01 = 1/2 10 = 1/4                11 = 1/8	
		FLL_N2																<b>FLL 10-bit Integer DCO Divider For FLL Filter Clock</b> (The value is in orders of 2. When 0x8[13]=1, it selects DCO clock as FLL filter clock. The filter clock rate needs to be less than 1Mhz. With setting proper value, filter clock can be divided down from DCO clock. For example, DCO runs at 96Mhz, by setting value 0x60=96, filter clock becomes 1Mhz.)	
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	<b>0x0010</b>
8	FLL5	PDB_DACICTRL																<b>FLL Loop Filter To Reduce FLL Output Noise Enable Control</b> (Especially, (DCO frequency)/(FLL input reference frequency) is not an integer.) 0 = Disable (DEFAULT) 1 = Enable (By REG0x09[13:12])	
		CHB_FILTER_EN																<b>Select Filter Clock Source Select</b> 0 = Select REFCLK 1 = Select divided DCO clock based on register FLL_N2 (DEFAULT)	
		CLK_FILTER_SW																<b>IDAC Input Select</b> 0 = Select filter output (DEFAULT) 1 = Select accumulator output when feedback divider is integer, it can use for saving power but more jitter	
		FILTER_SW																<b>FLL Loop Filter Enable Control</b> 0 = Disable (DEFAULT) 1 = Enable	
		FLL_LOCK_LENGTH																<b>Set FLL Lock-In Length</b> (Set the time that FLL must stay within the lock-in range before lock signal goes high.) When 8'h00, the lock length is disabled When value larger or equal to 1, it's enabled	
		DEFAULT	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	<b>0x4000</b>
9	FLL6	DCO_EN																<b>FLL Free-running Mode Enable Control</b> (Need to enable 0x76[12] <b>BIASEN</b> ) 0 = Disable (DEFAULT) 1 = Enable	
		SDM_EN																<b>FLL Sigma-Delta Modulator Enable Control</b> (To create decimal part of frequency, if (DCO frequency)/(FLL input reference frequency) is not a integer. If the ratio is integer, it still can be on for lower noise output but higher power consumption.) 0 = Disable 1 = Enable (DEFAULT)	

REG	Function	Name	Bit																Description	
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		CUTOFF500																	FLL 500KHz Cut-off Frequency Enable Control (If 0x8[14]=1, it sets loop filter cutoff frequency at 600Khz. It will give the best FLL performance with the highest power consumption.) 0 = Disable 1 = Enable (DEFAULT)	
		CUTOFF600																		FLL 600KHz Cut-off Frequency Enable Control (If 0x8[14]=1, it sets loop filter cutoff frequency at 600Khz. It will give a moderate FLL performance with moderate power consumption.) 0 = Disable (DEFAULT) 1 = Enable
		VREFSEL																		VREF Select 00 = 1.8V External VDDA supply 01 = 1.56V 10 = 1.65V (DEFAULT) 11 = 1.75V
		CHKFS256_EN																		Samples/frame Sync Enable Control 0 = Disable (DEFAULT) 1 = Enable the function to check for 256
		FS8X_SEL																		Frame Sync Select 0 = Total samples per 4 frame sync 1 = Total samples per 8 frame sync (DEFAULT)
		FLL_FLTR_DITHER_SEL																		Filter Output Random Bit Select 00 = No dither (DEFAULT) 01 = The LSB is a random bit 10 = Two LSBs are random bits 11 = Three LSBs are random bits
		FLL_SD_DITHER_SEL																		Input Of SD Modulator Random Bit Select 00 = No dither (DEFAULT) 01 = The LSB is a random bit 10 = Two LSBs are random bits 11 = Three LSBs are random bits
		DLR																		FLL Dynamic Lock Range 0000 = (DEFAULT)
		DEFAULT	0	1	1	0	1	0	0	1	0	0	0	0	0	0	0	0	0x6900	
A	FLL7	FLL_FRAC_H																	MSB Portion Of FLL 24-bit Fractional Input FLL_FRAC[23:16]	
		DEFAULT	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	1	0x0031	
B	FLL8	FLL_FRAC_L																	LSB Portion Of FLL 24-bit Fractional Input FLL_FRAC[15:0]	
		DEFAULT	0	0	1	0	0	1	1	0	1	1	1	0	1	0	0	1	0x26E9	
D	JACK_DETECT_CTRL	MANU_SPKR_DWN1R																	Manual Access SPKR_DWN1R 0 = Pull down (DEFAULT)	
		MANU_SPKR_DWN1L																	Manual Access SPKR_DWN1L 0 = Pull down (DEFAULT)	
		JK_2_PL																	Jack Detection Source 2 Configuration 00 = From JKDET 01 = From inverted JKDET 10 = Ignore the input and set to 0 11 = Ignore the input and set to 1	
		JK_1_PL																	Jack Detection Source 1 Configuration 00 = From GPIO2JD1 (DEFAULT) 01 = From inverted GPIO2JD1 10 = Ignore the input and set to 0 11 = Ignore the input and set to 1	
		JD_RESTART																	Manual Restart Jack Detection (Toggle this bit to 1 and then to 0 to restart the jack detection.)	
		DB_BP_MODE																	Jack Detect De-bounce Bypass 0 = Enable de-bounce circuit (need to set REG4B[0] = 1 to enable the CLK) (DEFAULT) 1 = Bypass the de-bounce circuit	
		INSERT_DT																	Insertion De-bounce Time 2^(INSERT_DT +2)-1 ms	
		EJECT_DT																	Ejection De-bounce Time 2^(EJECT_DT +2)-1 ms	

REG	Function	Name	Bit																Description	
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		JKDET_PL																		Jack Insertion/ Detection Logic Polarity 0 = Falling edge (DEFAULT) 1 = Rising edge
		JKDET_LOGIC																		Jack Detection Logic Control 0 = OR gate (DEFAULT) 1 = AND gate
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
E	MIDCET_DET_CTRL	MICDET_DBCLR																		MIC detection debounce mode Clear bit, toggle this bit "1" then clear MIC debounce detection to restart
		MICDET_MODE																		MIC detection mode 1 ---- debounce mode 0 --- bypass debounce mode
		MICDET_PL																		MIC Detection Logic polarity 1 --- invert mic detect bit 0 --- do not invert mic detect bit
		MICDET_DT																		MIC detection de-bounce time 0000--- 4ms 0001--- 8ms ----- 1110--- 60ms 1111--- 64ms (MICDET_DT+1) *4 ms
		Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
F	INTERRUPT_MASK	IRQ_PL																		IRQ Pin Logic Select 0 = Active low (DEFAULT) 1 = Active high
		IRQ_PS																		IRQ Pin Pull Select 0 = Pull down (DEFAULT) 1 = Pull up
		IRQ_PE																		IRQ Pin Pull Enable Control 0 = Disable (DEFAULT) 1 = Enable
		IRQ_DS																		IRQ Pin Drive Current Select 0 = Low drive current (DEFAULT) 1 = High drive current
		IRQ_OE																		IRQ Pin Output Enable Control 0 = Disable (DEFAULT) 1 = Enable
		APR_EMERGENCY_SHTDWN1_INTP_MASK																		APR Emergency Shutdown Interrupt Mask 0 = Unmask interrupt; turn off IRQ pad, but interrupt register status is controlled by 0x12[9] (DEFAULT) 1 = Mask interrupt; turn on IRQ pad
		RMS_INTP_MASK																		RMS Interrupt Mask 0 = Unmask interrupt; turn off IRQ pad, but interrupt register status is controlled by 0x12[8] (DEFAULT) 1 = Mask the interrupt; turn on IRQ pad
		KEY_RELEASE_INTP_MASK																		Key Release Interrupt Mask 0 = Unmask interrupt; turn off IRQ pad, but interrupt register status is controlled by 0x12[7] (DEFAULT) 1 = Mask the interrupt; turn on IRQ pad
		KEY_INTP_MASK																		Key Pressed Interrupt Mask 0 = Unmask interrupt; turn off IRQ pad, but interrupt register status is controlled by 0x12[6] (DEFAULT) 1 = Mask the interrupt; turn on IRQ pad
		MCLKDET_INTP_MASK																		Missing MCLK Detection Interrupt Mask 0 = Unmask interrupt; turn off IRQ pad, but interrupt register status is controlled by 0x12[5] (DEFAULT) 1 = Mask the interrupt; turn on IRQ pad
		MIC_DET_INTP_MASK																		MIC Detection Interrupt Mask 0 = Unmask interrupt; turn off IRQ pad, but interrupt register status is controlled by 0x12[4] (DEFAULT) 1 = Mask the interrupt; turn on IRQ pad
		JK_EJECT_INTP_MASK																		Jack Ejection Interrupt Mask 0 = Unmask interrupt; turn off IRQ pad, but interrupt register status is controlled by 0x12[2] (DEFAULT) 1 = Mask the interrupt; turn on IRQ pad
		JK_DET_INTP_MASK																		Jack Insertion Interrupt Mask 0 = Unmask interrupt; turn off IRQ pad, but interrupt register status is controlled by 0x12[0] (DEFAULT) 1 = Mask the interrupt; turn on IRQ pad

REG	Function	Name	Bit																Description
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
10	IRQ_STATUS	APR_EMERG_SHTDWN																	APR Emergency Short Circuit Shutdown IRQ Status
		RMS_INT																	Impedance Measurement IRQ Status
		KEY_RELEASE_INT																	Key Release For Key Detection IRQ Status
		KEY_INT																	Key Detection IRQ Status
		MCLK_DET_INT																	Missing MCLK Detection IRQ Status
		MIC_DET_INT																	MIC Detection IRQ Status
		JACK_EJECT_IRQ																	Jack Ejection IRQ Status 00 = Cleared state 01 = Jack ejection detected 10 = A jack eject interrupt was cleared due to a jack insertion 11 = Undefined
		JACK_DET_IRQ																	Jack insertion IRQ status 00 = Cleared state 01 = Jack insertion detected 10 = A jack insert interrupt was cleared due to a jack ejection 11 = Undefined
		DEFAULT	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	READ ONLY	
11	INT_CLR_KEY_STATUS	INT_CLR_KEY_STATUS																	Write Operation (Write bits[15:0] clear corresponding REG10 [15:0] Write 1s to bits that you want to reset to 0, except Bit0 or Bit1 = clear Jack insertion interrupt Bit2 or Bit3 = clear Jack ejection interrupt
		DEFAULT	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	READ/WRITE
12	INTERRUPT_DIS_CTRL (WRITE MODE)	APR_EMERG_SHTDWN_INT_DIS																	APR Emergency Short Circuit Shutdown Interrupt Disable Control 0 = Enable interrupt; interrupt status read from register or IRQ pad 1 = Disable interrupt and IRQ pad (DEFAULT)
		RMS_INT_DIS																	RMS Impedance Measurement Interrupt Disable Control 0 = Enable interrupt; interrupt status read from register or IRQ pad 1 = Disable interrupt and IRQ pad (DEFAULT)
		KEY_RELEASE_INT_DIS																	Key Release Interrupt Disable Control 0 = Enable interrupt; interrupt status read from register or IRQ pad 1 = Disable interrupt and IRQ pad (DEFAULT)
		KEY_INT_DIS																	Key Interrupt Disable Control 0 = Enable interrupt; interrupt status read from register or IRQ pad 1 = Disable interrupt and IRQ pad (DEFAULT)
		MCLKDET_INT_DIS																	MCLK Detection Interrupt Disable Control 0 = Enable interrupt; interrupt status read from register or IRQ pad 1 = Disable interrupt and IRQ pad (DEFAULT)
		MIC_DET_INT_DIS																	MIC Detection/Headset Configuration Interrupt Disable Control 0 = Enable interrupt; interrupt status read from register or IRQ pad 1 = Disable interrupt and IRQ pad (DEFAULT)
		JACK_EJECT_INT_DIS																	Jack Ejection Interrupt Disable Control 0 = Enable interrupt; interrupt status read from register or IRQ pad 1 = Disable interrupt and IRQ pad (DEFAULT)
		JACK_DET_INT_DIS																	Jack Insertion/Detection Interrupt Disable Control 0 = Enable interrupt; interrupt status read from register or IRQ pad 1 = Disable interrupt and IRQ pad (DEFAULT)
		DEFAULT	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0xFFFF	

REG	Function	Name	Bit																Description
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
13	DMIC_CTRL	I2C OSC deglitch ON	1																I2C oscillator dglitch on 1 --- on, 0 --- off
		I2C OSC PULL		1															I2C oscillator dglitch power up 1 – power up 0 – power down
		I2C OSC clock divider			1	1													I2C oscillator clock divider 00/01 – 1 10 -- 1/2 11 – 1/4
		DMIC_DS				1													DMIC Clock Drive Current Select (For high <b>Clload</b> > 20pF, enable high drive current.) 0 = Low drive current (DEFAULT) 1 = High drive current
		DMIC_SLEW					1	1											DMIC Clock Slew Rate Select (For high <b>Clload</b> > 20pF, use faster slew rate.) 000 = Slowest slew rate (DEFAULT) ▼ 111 = Fastest slew rate
		CLK_DMIC_SRC														1			DMIC Clock Speed Select 00 = ADC clock (DEFAULT) 01 = ADC clock / 2 10 = ADC clock / 4 11 = ADC clock / 8
		DMICEN																1	
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000	
1A	GPIO12_CTRL	GPIO2OUT				1												GPIO2 Programmable Output	
		GPIO2_PS					1											GPIO2JD1 Pull Select 0 = Pull down (DEFAULT) 1 = Pull up	
		GPIO2_DS						1										GPIO2JD1 Drive Current Select 0 = Low drive current (DEFAULT) 1 = High drive current	
		GPIO2_PE							1									GPIO2JD1 Pin Pull Enable Control 0 = Enable (DEFAULT) 1 = Disable	
		GPIO2_OE								1								GPIO2JD1 Output Enable Control 0 = Disable (DEFAULT) 1 = Enable	
		GPIO1POL									1							GPIO1 Polarity 0 = Non-inverted (DEFAULT) 1 = Inverted logic of the CSB/GPIO1 function output selected by GPIO1SEL	
		GPIO1SEL										1	1					CSB/GPIO1 Function Select (output default) 000 = output 0 (DEFAULT) 001 = Jack status from the AND/OR logic 010 = SCLK_I 011 = SD_I 100 = output divided FLL clock 101 = FLL locked condition (logic 1 = PLL locked) 110 = SD_O 111 = OSC_CLK	
		GPIO1_PS														1			GPIO1CSB Pull Select (If GPIO1_PE=1) 1 = Pull up 0 = Pull down (DEFAULT)
		GPIO1_DS															1		GPIO1CSB Drive Current Select 0 = Low drive current (DEFAULT) 1 = High drive current
		GPIO1_PE															1		GPIO1CSB Pin Pull Enable Control 0 = Disable (DEFAULT) 1 = Enable
		GPIO1_OE																1	GPIO1CSB Output Enable Control 0 = Disable (DEFAULT) 1 = Enable

REG	Function	Name	Bit																Description
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
1 B	TDM_CTRL	TDM																	TDM Enable Control 0 = Disable (DEFAULT) 1 = Enable
		PCM_OFFSET_MODE_CTRL																	PCM Offset In TDM Enable Control 0 = Disable (DEFAULT) 1 = Enable
		ADCPHS0																	ADC Audio Data Left-right Ordering Select 0 = Left ADC data in left phase of LRP (DEFAULT) 1 = Left ADC data in right phase of LRP (left-right reversed)
		DACPHS1																	DAC Right Channel Audio Data Left-right Ordering Select 0 = Right DAC data in right phase of LRP (DEFAULT) 1 = Right DAC data in left phase of LRP (left-right reversed)
		DACPHS0																	DAC Left Channel Audio Data Left-right Ordering Select 0 = Left DAC data in left phase of LRP (DEFAULT) 1 = Left DAC data in right phase of LRP (left-right reversed)
		DAC_LEFT_SEL																	DAC Left Channel Source Under TDM Mode (TDM = 1 & PCM_OFFSET_MODE_CTRL = 0) I2S : 000 = From Slot 0 (DEFAULT)      001 = From Slot 1 010 = From Slot 2              011 = From Slot 3 100 = RESERVED                101 = RESERVED 110 = RESERVED                111 = RESERVED  PCM: 000 = From slot 0 (DEFAULT)      001 = From slot 1 010 = From slot 2              011 = From slot 3 100 = From slot 4              101 = From slot 5 110 = From slot 6              111 = From slot 7
		DAC_RIGHT_SEL																	DAC Right Channel Source Under TDM Mode I2S: 000 = From Slot 0 (DEFAULT)      001 = From Slot 1 010 = From Slot 2              011 = From Slot 3 100 = RESERVED                101 = RESERVED 110 = RESERVED                111 = RESERVED  PCM: 000 = From slot 0 (DEFAULT)      001 = From slot 1 010 = From slot 2              011 = From slot 3 100 = From slot 4              101 = From slot 5 110 = From slot 6              111 = From slot 7
		ADC_TX_SEL_L																	ADC Left Channel Source Under TDM/I2S Mode 00 = From slot 0 (DEFAULT) 01 = From slot 2 10 = From slot 4 11 = From slot 6
		ADC_TX_SEL_R																	ADC Right Channel Source Under TDM/I2S Mode 00 = From slot 1 (DEFAULT) 01 = From slot 3 10 = From slot 5 11 = From slot 7
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000	
1 C	I2S_PCM_CTRL1	DACCM0																DAC Companding Mode Select 00 = Off (DEFAULT - Normal linear operation) 01 = RESERVED 10 = $\mu$ -law companding 11 = A-law companding	
		ADCCM0																ADC Companding Mode Select 00 = Off (DEFAULT - Normal linear operation) 01 = RESERVED 10 = $\mu$ -law companding 11 = A-law companding	



REG	Function	Name	Bit																Description
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		ADDAPO																	ADC Output Data Stream Directly Routed To DAC Input Data Path Enable Control 0 = Disable (DEFAULT) 1 = Enable
		CMB8_0																	8-bit Word For Companding Mode Of Operation Enable Control 0 = Normal operation (DEFAULT - No companding) 1 = 8-bit operation for companding mode
		UA_OFFSET																	uLaw Offset Select 0 = 1's complement (DEFAULT) 1 = 2's complement
		MCLKSPEED_DETDIS																	MCLK SPEED DETECTION DISABLE 1 = auto detection disable 0 = auto detection enable
		BCP0																	Bit Clock Phase Inversion Option For BCLK 0 = Non-inverted (DEFAULT) 1 = Inverted
		LRP0																	PCMA & PCMB Left-right Word Ordering Select 0 = Right Justified/Left Justified/I2S/PCMA mode (DEFAULT) 1 = PCMB Mode Enable - MSB is valid on 1st rising edge of BCLK after rising edge of FS
		MCLKSPEED_SET																	MCLK SPEED setting 00 = 256Fs, 01=384Fs, 10=400Fs, 11=500Fs
		WLEN0																	Word Length of Audio Data Stream Select 00 = 16-bit word length 01 = 20-bit word length 10 = 24-bit word length (DEFAULT) 11 = 32-bit word length
		AIFMT0																	Audio Interface Data Format Select 00 = Right justified 01 = Left justified 10 = Standard I2S format (DEFAULT) 11 = PCMA or PCMB audio data format option
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0x000A
1 D	I2S_PCM_CTRL2	I2S_TRI																	I2S Tri State Enable Control 0 = Normal mode 1 = Output high Z (DEFAULT)
		I2S_DRV																	I2S Drive Enable Control 0 = Normal mode (DEFAULT) 1 = Always out
		LRC_DIV																	LRC(FS) Divider From BCLK Frequency  000= 1/256 (DEFAULT)      001 = 1/128 010 = 1/64                    011 = 1/32 100=1/16                      101=1/50 110=1/100
		PCM_TS_EN0																	PCM Time Slot Function Enable Control (Only PCM_A_MODE or PCM_B_MODE (STEREO Only) can be used when PCM Mode is selected.) 0 = Disable time slot function for PCM mode (DEFAULT) 1 = Enable time slot function for PCM mode
		TRIO																	Without TDM Mode 0 = Drive the full clock of LSB (DEFAULT) 1 = Tri-state the 2nd half of LSB
		PCM8BIT0																	8-Bit PCM Select 0 = Use I2S_PCM_CTRL.WLEN to select word length (DEFAULT) 1 = PCM select 8-bit word length
		PCM_TS_SEL																	RESERVED
		ADCDAT0_PE																	

REG	Function	Name	Bit																Description				
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
		ADCDAT0_PS																				ADCDAT IO Pull Up/Down Enable Control 0 = Pull down (DEFAULT) 1 = Pull up	
		ADCDAT0_OE																					ADCDAT IO Output Enable Control 0 = ADCDAT not always out (when no data out, ADCOUT pin becomes high.) 1 = ADCDAT always out (DEFAULT)
		MS0																					Master/Slave Mode Enable Control 0 = Slave mode (DEFAULT) 1 = Master mode
		BCLK_DIV[2:0]																					BCLK Divider From MCLK Frequency 000 = 1 (DEFAULT)      001 = 1/2 010 = 1/4              011 = 1/8 100 = 1/16             101 = 1/32 110 = 1/5               111 = 1/10
		DEFAULT	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0x8010
1E	LEFT_TME_SLOT	DIS_FS_SHO RT_DET																				Short Gram Sync Detection Logic Enable Control 0 = Enable (DEFAULT) 1 = Disable	
		TSLOT_L0																					Left channel PCM Time Slot Start Value / PCM TDM Offset Mode Slot Start Value
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000	
1F	RIGHT_TME_SLOT	BCLKDIV[4:3]																				BCLK DIVIDE Setting from MCLK frequency 00 = others for 0x1c[2:0]  01 = 1/3                    10 = 1/6	
		TSLOT_R0																					Right channel PCM Time Slot Start Value / unused for PCM TDM Offset Mode
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000	
21	BIQ0_COF1	BIQ0_A1_L																				Program ADC BIQ0_A1 Parameter Bit[15:0]	
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000	
22	BIQ0_COF2	BIQ0_A1_H																				Program ADC BIQ0_A1 Parameter Bit[23:16]	
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000	
23	BIQ0_COF3	BIQ0_A2_L																				Program ADC BIQ0_A2 Parameter Bit[15:0]	
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000	
24	BIQ0_COF4	BIQ0_A2_H																				Program ADC BIQ0_A2 Parameter Bit[23:16]	
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000	
25	BIQ0_COF5	BIQ0_B0_L																				Program ADC BIQ0_B0 Parameter Bit[15:0]	
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000	
26	BIQ0_COF6	BIQ0_B0_H																				Program ADC BIQ0_B0 Parameter Bit[23:16]	
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000	
27	BIQ0_COF7	BIQ0_B1_L																				Program ADC BIQ0_B1 Parameter Bit[15:0]	
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000	
28	BIQ0_COF8	BIQ0_B1_H																				Program ADC BIQ0_B1 Parameter Bit[23:16]	
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000	
29	BIQ0_COF9	BIQ0_B2_L																				Program ADC BIQ0_B2 Parameter Bit[15:0]	
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000	
2A	BIQ0_COF10	BIQ0_EN																				BIQ0 ADC Path Enable Control 0 = Disable (DEFAULT) 1 = Enable	
		BIQ0_B2_H																					Program ADC BIQ0_B2 Parameter Bit[23:16]
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000 R/W	

REG	Function	Name	Bit																Description
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
2B	ADC_RAT_E	ADC_L_SRC	1															<b>ADC Left Channel Source Select</b> <b>In Non-DMIC Mode</b> 0 = Latch left channel analog data input into the left channel filter (DEFAULT) 1 = Latch right channel analog data input into the left channel filter <b>In DMIC Mode</b> 0 = Left channel in rising edge (DEFAULT) 1 = Left channel in falling edge	
		ADC_R_SRC		1														<b>ADC Right Channel Source Select</b> <b>In Non-DMIC Mode</b> 0 = Latch right channel analog data input into the right channel filter (DEFAULT) 1 = Latch left channel analog data input into the right channel filter <b>In DMIC Mode</b> 0 = Right channel in falling edge (DEFAULT) 1 = Right channel in rising edge	
		ADCFLT_TYP_ESEL			1	1												<b>ADC Filter Type Selection</b> 0xx ---- sharp roll-off, long delay(Default) 100 ---- sharp roll-off, long delay linear phase 101 ---- slow roll-off, short delay linear phase 110 ---- sharp roll-off, short delay non-linear phase 111 ---- slow roll-off, short delay non-linear phase	
		ADCFLT_TYP_E_ZCSW						1										<b>Zero-crossing enable for ADC Filter Types Switching (between ADCFLT_TYPESEL 3'b1xx)</b> 1 ---- zero crossing enable, While ADCFLT_TYPESEL is update, internal function siwching checks input signal zero crossing point 0 ---- zero crossing disable while ADCFLT_TYPESEL is update, internal function updates immediately	
		ADC_POPPROTECT_EN								1								<b>ADC POP-SOUND protection enable</b> 1 ---- function enable. While filter type selection changes or MCLKDET down(check MCLKDET_CTRL_EN(0x2C[14] if it is on), digital filter auto-mute to zero with 30fs. 0 ---- function disable	
		DIV_Clock2MHzGEN										1	1					<b>Divider to Generate 2.048MKHz</b> 000=MCLK/6                      001=MCLK/4 010=MCLK/8                      110=MCLK/12 111=MCLK/24 Others=MCLK/2	
		GAINCMP														1		RESERVED	
		ADC_RATE															1	0	<b>ADC SINC Down Select</b> 000 = Down 32                      001 = Down 64 010 = Down 128                      011 = Down 256 100 = Down 192                      101 = Down 384
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0x0002	
2C	DAC_CTRL1	DAC_POPPROTECT_EN	1														<b>DAC POP-SOUND protection enable</b> 1 ---- function enable. While filter type selection changes or MCLKDET down(check MCLKDET_CTRL_EN(0x2C[14] if it is on), digital filter auto-mute to zero with 30fs. 0 ---- function disable		

REG	Function	Name	Bit																Description
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		MCLKDET_CTL_EN																(MCLKDET) MCLK down controls reference enable 1 ---- function enable While MCLK down to up, align digital filter reference 0 ---- function disable	
		ADC/DAC filter starting sync																	Reserved 0
		DACFLT_TYPER_ZCSW																	<b>Zero-crossing enable for DAC Filter Types Switching (between DACFLT_TYPERSEL 3'b1xx)</b> 1 ---- zero crossing enable, While DACFLT_TYPERSEL is update, internal function switching checks input signal zero crossing point 0 ---- zero crossing disable while DACFLT_TYPERSEL is update, internal function update immediately
		DACFLT_TYPER_ESEL																	<b>DAC Filter Type Selection</b> 0xx ---- sharp roll-off, long delay(default) 100 ---- sharp roll-off, long delay linear phase 101 ---- slow roll-off, short delay linear phase 110 ---- sharp roll-off, short delay non-linear phase 111 ---- slow roll-off, short delay non-linear phase
		CICCLP_OFF																	0 = (DEFAULT)
		CIC_GAIN_ADJ																	<b>Gain Adjustment</b> (Fine tunes the DAC output)
		DACOUT_FORMAT																	<b>DAC output data format</b> 1 --- signed data 0 --- unsigned data
		DAC_RATE																	<b>DAC Oversample Rate Select</b> 000 = 64 or 400Fs      001 = 256 010 = 128                100 = 32 101 = 192                110 = 384
DEFAULT																	0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0	0x0082	
2D	DAC_TRL2	RESERVED																RESERVED	
		SDMOD_DITHER																<b>Bit Numbers Of Dithering On SD Modulator</b> (Step size is 1bit.) 00000 = No dithering (DEFAULT) 00001 = 1 00010 = 2 00011 = 3 00100 = 4 00101 = 5 00110 = 6 00111 = 7 01000 = 8 01001 = 9 01010 = 10 01011 = 11 01100 = 12 01101 = 13 01110 = 14 01111 = 15	
		RESERVED																RESERVED	
		RESERVED																RESERVED	
DEFAULT																	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0x0000	

REG	Function	Name	Bit																Description	
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
2F	DAC_DGAIN_CTRL	DAC1_TO_DAC0_ST	1	1	1	1	1	1	0	9	8	7	6	5	4	3	2	1	0	<b>DAC CH1 to DAC CH0 Crosstalk Suppression Sidetone Select</b> (Step size is 0.5dB.) 0xFF = +24dB 0xFE = +23.5dB ▼ 0xCF = 0dB ▼ 0x43 = -70dB 0x42 = RESERVED ▼ 0x0F = RESERVED 0x0E = Mute 0x00 = Mute (DEFAULT)
		DAC0_TO_DAC1_ST																		<b>DAC CH0 to DAC CH1 Crosstalk Suppression Sidetone Select</b> (Step size is 0.5dB.) 0xFF = +24dB 0xFE = +23.5dB ▼ 0xCF = 0dB ▼ 0x43 = -70dB 0x42 = RESERVED ▼ 0x0F = RESERVED 0x0E = Mute 0x00 = Mute (DEFAULT)
	DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	<b>0x0000</b>
30	ADC_DGAIN_CTRL	ADC_TO_DAC_ST0	1	1	1	1	1	1	0	9	8	7	6	5	4	3	2	1	0	<b>ADC to DAC CH0 Sidetone Select</b> (Step size is 3dB.) 0x00 = Mute (DEFAULT) 0x01 = -42dB ▼ 0x0E = -3dB 0x0F = 0dB
		ADC_TO_DAC_ST1																		<b>ADC to DAC CH1 Sidetone Select</b> (Step size is 3dB.) 0x00 = Mute (DEFAULT) 0x01 = -42dB ▼ 0x0E = -3dB 0x0F = 0dB
		DAC_ST_SEL0																		<b>DAC CH0 Sidetone Source Select</b> 0 = Select ADC CH0 as the side tone source of the DAC CH0 (DEFAULT) 1 = Select ADC CH1 as the side tone source of the DAC CH0
		DAC_ST_SEL1																		<b>DAC CH1 Sidetone Source Select</b> 0 = Select ADC CH1 as the side tone source of the DAC CH1 (DEFAULT) 1 = Select ADC CH0 as the side tone source of the DAC CH1
DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	<b>0x0000</b>	
31	MUTE_CTRL	PGA_SMUTE_STEP	1	1	1	1	1	1	0	9	8	7	6	5	4	3	2	1	0	<b>Analog Attn Mute Step Select</b> 00 = 128 sample      01 = 32 sample (DEFAULT) 10 = 16 sample      11 = 1 sample
		DAC_SLOW_UM																		<b>DAC Slow Soft Unmute Enable Control</b> 0 = Disable (16 MCLK per step soft unmute) (DEFAULT) 1 = Enable (512 MCLK per step soft unmute)
		DAC_ZC_UP_EN																		<b>DAC Zero Crossing Enable Control</b> 0 = Disable (DEFAULT) 1 = Enable
		AMUTE_EN																		<b>Auto Mute Enable Control for ADC</b> (Generate null output to analog circuitry when 1024 consecutive zeros are detected. De-assert as soon as first non-zero sample is detected.)

REG	Function	Name	Bit																Description
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
																		0 = Disable (DEFAULT) 1 = Enable	
		AMUTE_CTRL																<b>Auto Mute Control</b> 0 = Both DAC channels must have 0 values for 1024 samples before AMUTE turns on (DEFAULT) 1 = Either Ch0 or Ch1 must have 1024 consecutive zero samples	
		SMUTE_EN																<b>Soft Mute Enable Control</b> 0 = Gradually increase DAC volume to volume register setting (DEFAULT) 1 = Gradually lower DAC volume to zero	
		SUMTE_CTRL																<b>DAC Limiter Output Enable Control</b> 0 = (DEFAULT) 1 = (When soft mute is enabled, DAC limiter output is also muted to remove any DC offset produced by the audio processing block.)	
		ADC_ZC_UP_EN																<b>ADC Zero Crossing Enable Control</b> 0 = Disable (DEFAULT) 1 = Enable	
		ADC_SMUTE_EN																<b>ADC Soft Mute Enable Control</b> 0 = Disable (DEFAULT) 1 = Enable	
		ADC_SMUTE_CTRL																0: Default 1: When soft mute is enabled, ADC limiter output is also muted to remove any dc offset produced by the audio processing block	
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	<b>0x0000</b>	
32	HSVOL_CTRL	HSPGA_ATTEN_EN																<b>Headphone Diver Manual Attn Enable Control</b> (With HSPGA_ATTEN_EN and AMUTE_EN enabled) 0 = Disable (DEFAULT) 1 = Enable	
		HSPGA_ATTEN_AUTO_MODE																<b>Headphone Driver Auto Attn Enable Control</b> (With HSPGA_ATTEN_AUTO_MODE and AMUTE_EN enabled) 0 = Disable (DEFAULT) 1 = Enable	
		MUTE_HSPGA2																<b>Right Channel Headphone Driver Manual Mute Enable Control</b> 0 = Disable (DEFAULT) 1 = Enable	
		MUTE_HSPGA1																<b>Left Channel Headphone Driver Manual Mute Enable Control</b> 0 = Disable (DEFAULT) 1 = Enable	
		HSPGA1_VOL																<b>Left Channel Headphone Driver Volume Control</b> 00 = 0dB (DEFAULT) 01 = -3dB 10 = -6dB 11 = -9dB	
		HSPGA2_VOL																<b>Right Channel Headphone Driver Volume Control</b> 00 = 0dB (DEFAULT) 01 = -3dB 10 = -6dB 11 = -9dB	
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	<b>0x0000</b>		
34	DAC_CTRL	DGAINR_DAC															<b>DAC Right Volume Control</b> (Step size is 0.5dB.) 0xFF = +24dB 0xFE = +23.5dB ▼ 0xCF = 0dB (DEFAULT) ▼ 0x4B = -66dB 0x4A = RESERVED ▼ 0x0F = RESERVED 0x0E = Mute 0x00 = Mute		

REG	Function	Name	Bit																Description
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		DGAINL_DAC																<b>DAC Left Volume Control</b> (Step size is 0.5dB.) 0xFF = +24dB 0xFE = +23.5dB ▼ 0xCF = 0dB (DEFAULT) ▼ 0x4B = -66dB 0x4A = RESERVED ▼ 0x0F = RESERVED 0x0E = Mute 0x00 = Mute	
		DEFAULT	1	1	0	0	1	1	1	1	1	1	0	0	1	1	1	1	0xCFCF
35	ADC_DGAIN_CTR_L1	DGAINR_ADC																<b>ADC Right Volume Control</b> (Step size is 0.5dB.) 0xFF = +24dB 0xFE = +23.5dB ▼ 0xCF = 0dB (DEFAULT) ▼ 0x4B = -66dB 0x4A = RESERVED ▼ 0x0F = RESERVED 0x0E = Mute 0x00 = Mute	
		DGAINL_ADC																	<b>ADC Left Volume Control</b> (Step size is 0.5dB.) 0xFF = +24dB 0xFE = +23.5dB ▼ 0xCF = 0dB (DEFAULT) ▼ 0x4B = -66dB 0x4A = RESERVED ▼ 0x0F = RESERVED 0x0E = Mute 0x00 = Mute
DEFAULT			1	1	0	0	1	1	1	1	1	1	0	0	1	1	1	1	0xCFCF
36	ADC_DR_C_KNEE_IP12	DRC_ENA_ADC																<b>DRC ADC Channel Enable Control</b> 0 = Disable (DEFAULT) 1 = Enable	
		DRC_KNEE2_IP_ADC																	<b>DRC ADC Knee Point 2 Select</b> (Step size is 1dB.) 0x00 = 0dB 0x01 = -1dB ▼ 0x14 = -20dB (DEFAULT) ▼ 0x3E = -62dB 0x3F = -63dB
		DRC_SMTH_ENA_ADC																	<b>DRC ADC Smooth Filter Enable Control</b> 0 = Disable 1 = Enable (DEFAULT)
		DRC_KNEE1_IP_ADC																	<b>DRC ADC Knee Point 1 Select</b> (Step size is 1dB.) 0x00 = 0dB 0x01 = -1dB ▼ 0x06 = -6dB (DEFAULT) ▼ 0x1E = -30dB 0x1F = -31dB
DEFAULT		0	0	0	1	0	1	0	0	1	0	0	0	0	1	1	0	0x1486	

REG	Function	Name	Bit																Description
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
37	ADC_DR C_KNEE_ IP34	DRC_KNEE4_ IP_ADC																<b>DRC ADC Knee Point 4 Select</b> (Step size is 1dB.) 0x00 = -35dB 0x01 = -36dB ▼ 0x0F = -50dB (DEFAULT) ▼ 0x3E = -97dB 0x3F = -98dB	
		DRC_KNEE3_ IP_ADC																<b>DRC ADC Knee Point 3 Select</b> (Step size is 1dB.) 0x00 = -18dB 0x01 = -19dB ▼ 0x12 = -36dB (DEFAULT) ▼ 0x1E = -80dB 0x1F = -81dB	
		DEFAULT	0	0	0	0	1	1	1	1	0	0	0	1	0	0	1	0	<b>0x0F12</b>
38	ADC_DR C_SLOPE S	DRC_NG_SLP_ ADC																<b>DRC ADC Noise Gate Slope</b> 000 = 1:1            001 = 2:1 010 = 4:1 (default)    011 = 8:1 1xx = reserved	
		DRC_EXP_SL P_ADC																<b>DRC ADC Expansion Slope</b> 000 = 1:1            001 = 2:1 010 = 4:1 (default)    011 = Reserved 1xx = reserved	
		DRC_CMP2_S LP_ADC																<b>DRC ADC Compressor Slope (Lower Region)</b> 000 = 0            001 = 1:2 010 = 1:4            011 = 1:8 100 = 1:16            101-110 = RESERVED 111 = 1 (DEFAULT)	
		DRC_CMP1_S LP_ADC																<b>DRC ADC Compressor Slope (Higher Region)</b> 000 = 0            001 = 1:2 010 = 1:4            011 = 1:8 100 = 1:16            101-110 = RESERVED 111 = 1 (DEFAULT)	
		DRC_LMT_SL P_ADC																<b>DRC ADC Limiter Slope</b> 000 = 0            001 = 1:2 010 = 1:4            011 = 1:8 100 = 1:16            101 = 1:32 110 = 1:64            111 = 1 (DEFAULT)	
DEFAULT	0	0	1	0	0	1	0	1	1	1	1	1	1	1	1	1	<b>0x25FF</b>		
39	ADC_DR C_ATKDC Y	DRC_PK_CO EF1_ADC																<b>DRC ADC Peak Detection Attack Time</b> (Ts = 1/SMPL_RATE) 0000 = Ts            0001 = 3*Ts 0010 = 7*Ts            0011 = 15*Ts (DEFAULT) 0100 = 31*Ts            0101 = 63*Ts 0110 = 127*Ts            0111 = 255*Ts 1xxx reserved	
		DRC_PK_CO EF2_ADC																<b>DRC ADC Peak Detection Release Time</b> (Ts = 1/SMPL_RATE) 0000 = 63*Ts            0001 = 127*Ts 0010 = 255*Ts            0011 = 511*Ts 0100 = 1023*Ts            0101 = 2047*Ts (DEFAULT) 0110 = 4095*Ts            0111 = 8191*Ts 1xxx reserved	
		DRC_ATK_AD C																<b>DRC ADC Attack Time</b> (Ts = 1/SMPL_RATE) 0000 = Ts            0001 = 3*Ts 0010 = 7*Ts            0011 = 15*Ts 0100 = 31*Ts            0101 = 63*Ts (DEFAULT) 0110 = 127*Ts            0111 = 255*Ts 1000 = 511*Ts            1001 = 1023*Ts 1010 = 2047*Ts            1011 = 4095*Ts 1100 = 8191*Ts	



REG	Function	Name	Bit													Description			
			15	14	13	12	11	10	9	8	7	6	5	4	3		2	1	0
		DRC_DCY_A DC																	<b>DRC ADC Decay Time</b> (Ts = 1/SMPL_RATE) 0000 = 63*Ts      0001 = 127*Ts 0010 = 255*Ts    0011 = 511*Ts 0100 = 1023*Ts   0101 = 2047*Ts 0110 = 4095*Ts   0111 = 8191*Ts (DEFAULT) 1000 = 16383*Ts   1001 = 32768*Ts 1010 = 65535*Ts
		DEFAULT	0	0	1	1	0	1	0	0	0	1	0	1	0	1	1	1	<b>0x3457</b>
3A	DAC_DR C_KNEE_ IP12	DRC_ENA_D AC																	<b>DRC DAC Channel Enable Control</b> 0 = Disable (DEFAULT) 1 = Enable
		DRC_KNEE2_ IP_DAC																	<b>DRC DAC Knee Point 2 Select</b> (Step size is 1dB.) 0x00 = 0dB 0x01 = -1dB ▼ 0x14 = -20dB (DEFAULT) ▼ 0x1E = -62dB 0x1F = -63dB
		DRC_SMTH_E NA_DAC																	<b>DRC DAC Smooth Filter Enable Control</b> 0 = Disable 1 = Enable (DEFAULT)
		DRC_KNEE1_ IP_DAC																	<b>DRC DAC Knee Point 1 Select</b> (Step size is 1dB.) 0x00 = 0dB 0x01 = -1dB ▼ 0x06 = -6dB (DEFAULT) ▼ 0x1E = -30dB 0x1F = -31dB
		DEFAULT	0	0	0	1	0	1	0	0	1	0	0	0	0	1	1	0	<b>0x1486</b>
3B	DAC_DR C_KNEE_ IP34	DRC_KNEE4_ IP_DAC																	<b>DRC DAC Knee Point 4 Select</b> (Step size is 1dB.) 0x00 = -35dB 0x01 = -36dB ▼ 0x0F = -50dB (DEFAULT) ▼ 0x1E = -65dB 0x1F = -66dB
		DRC_KNEE3_ IP_DAC																	<b>DRC DAC Knee Point 3 Select</b> (Step size is 1dB.) 0x00 = -18dB 0x01 = -19dB ▼ 0x12 = -36dB (DEFAULT) ▼ 0x3E = -97dB 0x3F = -98dB
		DEFAULT	0	0	0	0	1	1	1	1	0	0	0	1	0	0	1	0	<b>0x0F12</b>
3C	DAC_DR C_SLOPE S	DRC_NG_SLP _DAC																	<b>DRC DAC Noise Gate Slope</b> 00 = 1:1              01 = 2:1 10 = 4:1 (DEFAULT)   11 = 8:1 1xx reserved
		DRC_EXP_SL P_DAC																	<b>DRC DAC Expansion Slope</b> 00 = 1:1              01 = 2:1 10 = 4:1 (DEFAULT)   11 = 8:1 1xx reserved
		DRC_CMP2_S LP_DAC																	<b>DRC DAC Compressor Slope (Lower Region)</b> 000 = 0              001 = 1:2 010 = 1:4              011 = 1:8 100 = 1:16            101-110 = RESERVED 111 = 1 (DEFAULT)
		DRC_CMP1_S LP_DAC																	<b>DRC DAC Compressor Slope (Higher Region)</b> 000 = 0              001 = 1:2 010 = 1:4              011 = 1:8 100 = 1:16            101-110 = RESERVED

REG	Function	Name	Bit																Description
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
																	111 = 1 (DEFAULT)		
		DRC_LMT_SLP_DAC															<b>DRC DAC Limiter Slope</b> 000 = 0                      001 = 1:2 (DEFAULT) 010 = 1:4                    011 = 1:8 100 = 1:16                   101 = 1:32 110 = 1:64                    111 = 1		
		DEFAULT	0	0	1	0	0	1	0	1	1	1	1	1	0	0	1	0x25F9	
3D	DAC_DR C_ATKDC Y	DRC_PK_CO EF1_DAC															<b>DRC DAC Peak Detection Attack Time</b> (Ts = 1/SMPL_RATE) 0000 = Ts                      0001 = 3*Ts 0010 = 7*Ts                    0011 = 15*Ts (DEFAULT) 0100 = 31*Ts                   0101 = 63*Ts 0110 = 127*Ts                 0111 = 255*Ts 1XXX = RESERVED		
		DRC_PK_CO EF2_DAC															<b>DRC DAC Peak Detection Release Time</b> (Ts = 1/SMPL_RATE) 0000 = 63*Ts                 0001 = 127*Ts 0010 = 255*Ts                0011 = 511*Ts 0100 = 1023*Ts               0101 = 2047*Ts (DEFAULT) 0110 = 4095*Ts               0111 = 8191*Ts 1XXX = RESERVED		
		DRC_ATK_DAC															<b>DRC DAC Attack Time</b> (Ts = 1/SMPL_RATE) 0000 = Ts                      0001 = 3*Ts 0010 = 7*Ts                    0011 = 15*Ts 0100 = 31*Ts                   0101 = 63*Ts (DEFAULT) 0110 = 127*Ts                 0111 = 255*Ts 1000 = 511*Ts                 1001 = 1023*Ts 1010 = 2047*Ts                1011 = 4095*Ts 1100 = 8191*Ts		
		DRC_DCY_DAC															<b>DRC DAC Decay Time</b> (Ts = 1/SMPL_RATE) 0000 = 63*Ts                 0001 = 127*Ts 0010 = 255*Ts                0011 = 511*Ts 0100 = 1023*Ts               0101 = 2047*Ts 0110 = 4095*Ts               0111 = 8191*Ts (DEFAULT) 1000 = 16383*Ts               1001 = 32757*Ts 1010 = 65535*Ts		
		DEFAULT	0	0	1	1	0	1	0	0	0	0	1	0	1	0	1	1	0x3457
41	BIQ1_COF1	BIQ1_A1_L															Program DAC BIQ1_A1 Parameter Bit[15:0]		
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000	
42	BIQ1_COF2	BIQ1_A1_H															Program DAC BIQ1_A1 Parameter Bit[23:16]		
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000	
43	BIQ1_COF3	BIQ1_A2_L															Program DAC BIQ1_A2 Parameter Bit[15:0]		
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000	
44	BIQ1_COF4	BIQ1_A2_H															Program DAC BIQ1_A2 Parameter Bit[23:16]		
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000	
45	BIQ1_COF5	BIQ1_B0_L															Program DAC BIQ1_B0 Parameter Bit[15:0]		
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000	
46	BIQ1_COF6	BIQ1_B0_H															Program DAC BIQ1_B0 Parameter Bit[23:16]		

REG	Function	Name	Bit																Description
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000	
47	BIQ1_COF7	BIQ1_B1_L																Program DAC BIQ1_B1 Parameter Bit[15:0]	
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000	
48	BIQ1_COF8	BIQ1_B1_H																Program DAC BIQ1_B1 Parameter Bit[23:16]	
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000	
49	BIQ1_COF9	BIQ1_B2_L																Program DAC BIQ1_B2 Parameter Bit[15:0]	
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000	
4A	BIQ1_COF10	BIQ1_EN																BIQ1 DAC Path Enable Control 0 = Disable (DEFAULT) 1 = Enable	
		BIQ1_B2_H																Program DAC BIQ1_B2 Parameter Bit[23:16]	
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000	
4B	CLASSG_CTRL	CLASSG_CLK_SRC																Class G Function Clock Divider 00 = Clock 2MHz    01 = 1/3 MCLK (DEFAULT) 10 = MCLK            11 = Disable CLK	
		CLASSG_TIMER																Define The Number Of Milliseconds (When a Class-G mode signal to go low after it has been below the threshold.) 000001 = 1ms      000010 = 2ms 000100 = 8ms      001000 = 16ms 010000 = 32ms     100000 = 64ms	
		CLASSG_THRESHOLD																Threshold for DAC Signal Level Comparison To Generate Class-G Mode Signal 00 = 1/16 Full Scale    01 = 1/8 Full Scale (DEFAULT) 10 = 3/16 Full Scale    11 = 1/4 Full Scale	
		CLASSG_COMPARE_PATH_ENABLE																Class-G Compare Path Enable Bit (Each bit enables according DAC path.) 0 = Disable (DEFAULT) 1 = Enable Bit0 = Left DAC Bit1 = Right DAC	
		CLASSG_ENABLE																	Class-G Function Enable Control 0 = Disable (DEFAULT) 1 = Enable
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
4C	IMM_MODE_CTRL	RESERVED																RESERVED	
		IMM_THRESHOLD																Impedance Measurement Threshold To Avoid False Detection (Each increase raises the floor of the ADC requiring higher signal levels before activation.) 0x00 = [23:0] Full Range (DEFAULT) 0x01 = [23:1] ▼ 0x14 = [23:20] 0x15 = [23:21]	
		IMM_GEN_VOLTAGE																Signal Level Of The 23Hz Sinewave Generation For Impedance Measurement 00 = 1/2 Full Scale    01 = 1/4 Full Scale (DEFAULT) 10 = 1/8 Full Scale    11 = 1/16 Full Scale	
		IMM_CYCLE_COUNT																Number Of MCLK (Used to calculate the impedance) 00 = 1024              01 = 2048 (DEFAULT) 10 = 4096              11 = 8192	

REG	Function	Name	Bit																Description			
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
		IMM_MODE																			Impedance Measurement Mode Enable Control 0 = Disable (DEFAULT) 1 = Enable	
		IMM_MODE_C HSEL																				Impedance measuremet channel selection 1 --- right channel 0 --- left channel
		DACIN_SRC																				<b>DAC Filter Input Source Selection</b> (IMM_MODE enabled from built-in sine generator) 00 = From DRC DAC Output (DEFAULT) 01 = From DAC Mixer Output 10 = From u/A-law decode output 11 = None
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
4D	IMM_RMS_L																				<b>Left Headset Speaker Impedance Readout</b> (It is recommended to characterize this before use with known Impedance values.)	
		DEFAULT	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	READ ONLY	
4E	FUSE_CTL2	FUSEIN_L																			<b>The Lower 16 bits Of The FUSEIN</b> (These register bits are OR ed with the Fuse latches and can be used for test characterization except during reset or after power on reset.)	
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000	
4F	FUSE_CTL3	RESERVED																			RESERVED	
		FUSEIN_H																			<b>The Higher 2 Bits Of The FUSEIN</b> (These register bits are OR ed with the Fuse latches and can be used for test characterization except during reset or after power on reset.)	
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000	
51	FUSE_CTL1	FUSE_PRG_MODE																			<b>Set eFuse mode</b> 0 = Not in the programming mode (DEFAULT) 1 = In the programming mode	
		FUSWBNKIN																				<b>Set Bank of 32 eFuse Used For Programming The eFuse</b> 0 = Bank 0 (DEFAULT) 1 = Bank 1
		FUSEPRGBNK																				(Set this signal to 1 will instantly program the eFuse that selects the bank of 32 eFuses during a read operation.)
		FUSEPRGEN																				(Set this signal to 1 will program the selected eFuse.)
		RUSEREAD																				(Set this signal to 1 will read the bank of 32 eFuses selected by the fuse bank eFuse.)
		FUSERESETB																				(Set this signal to 0 will reset the 32 eFuse latches. This signal should be 1 after any read cycle.)
		FUSESEL																				(The eFuse address bus for programming. Only one bit can be programmed at a time.)
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
53	OTPDOUT_1	OTPDOUT_L																			OTP Read Out Data Low 16 Bits	
		DEFAULT	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	READ ONLY	
54	OTPDOUT_2	OTPDOUT_B ANK																			OTP bank read out	
		OTPDOUT_H																			OTP Read Out Data High 2 Bits	
		DEFAULT	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	READ ONLY	
55	IMM_MODE_C HSEL	SPI 3-WIRE ENA																			<b>3-wire write Mode Control</b> 1 = Enable 0 = Disable	
		ADC Clock out to ANA																				<b>Clock out from digital to analog</b> 1 ---BCLK 0---CLK_ADC
		ADC_ANA_TE STCHSEL																				<b>ADC 5bits analog testing chaneel selection</b> 1 --- left channel 0 --- right channel



REG	Function	Name	Bit																Description	
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		DRV_ICUTHS																	HS Output Driver Current trim 1 = Increase current 0 = Default	
		INTEG_IBCTRHS																	HS Pre Driver Current trim 1 = Decrease current 0 = Default	
		INTEG_ICUTHS																	HS Pre Driver Current trim 1 = Increase current 0 = Default	
		DIS_OC																	Disable Offset Trimming on Bit 2 = HS Out Left Bit 1 = HS Out Right 1 = Disable 0 = Enable	
		DEFAULT																	0x0000	
69	ANALOG_CONTR_OL_1	TESTDACIN																	<b>DAC Test Signal</b> 00 & 11 = GND (DEFAULT) 01 & 10 = High & Low	
		PULLUP_GPIO2																	<b>GPIO2JD1 Pull Up Select</b> 0 = 1MOhm (DEFAULT) 1 = 100KOhm	
		GPIO2THL																	<b>GPIO2 JKDET1 Threshold Low Select</b> 00 = 0.22 x VDDA (DEFAULT) 10 = 0.40 x VDDA 11 = 0.5 x VDDA	
		GPIO2THH																	<b>GPIO2 JKDET1 Threshold High Select</b> 00 = 0.85 x VDDA (DEFAULT) 10 = 0.78 x VDDA 11 = 0.6 x VDDA	
		DMICSEL2																	DMIC mux select DMICSEL2 (new) 0 = DMICDATA is pin 30. Analog MiC single-ended 1 = DMICDATA is pin 28. Analog MiC differential	
		JD1POL																	<b>JKDET1 JD1 Polarity</b> 0 = Non-inverted (DEFAULT) 1 = Inverted	
		JKDETLPOL																	<b>JKDET1 Output Polarity</b> 0 = Non-inverted (DEFAULT) 1 = Inverted	
		ENJKDETL																		<b>Enable Jack Tip Insertion Detection Circuit</b>
		DEFAULT																		0x0000
6A	ANALOG_CONTR_OL_2	HP_AB_ADJ																	<b>Headphone Driver Class-AB Bias Current Adjust In Non-Class-G Mode</b> 0 = Normal (DEFAULT) 1 = 2x	
		HP_G_ADJ																		<b>Headphone Driver Bias Current Adjust In Class-G Mode</b> 0 = Normal (DEFAULT) 1 = 0.5x
		HP_ADJ																		<b>Headphone Driver Bias Current Adjust In non Class-G Mode</b> 0 = Normal (DEFAULT) 1 = 2.5x
		HP_G_BST_ADJ2																		<b>Headphone Out Boost Driver Bias Current Adjust in Class-G Mode 1</b> 0 = Normal (DEFAULT) 1 = Low
		HP_G_BST_ADJ2																		<b>Headphone Out Boost Driver Bias Current Adjust in Class-G Mode 2</b> 0 = Normal (DEFAULT) 1 = Low
		HP_AB_ADJ																		<b>Headphone Driver Bias Adjust In Class-AB</b> 0 = Normal (DEFAULT) 1 = Increase bias
		RESERVED																		RESERVED
		CAPMSB																		<b>DAC Reference Decoupling Capacitor Enable MSB</b>
CAPLSB																		<b>DAC Reference Decoupling Capacitor Enable LSB</b>		

REG	Function	Name	Bit																Description
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000	
6B		MUTENL																<b>MICLN Input to PGA Mute Enable Control</b> 0 = Disable (DEFAULT) 1 = Enable When enabling one of MICNL or MICPL mute, PGAL becomes a single-ended configuration, and PGAL gain becomes doubled. When both MICL and MICLP muted, the PGAL has no input. Same operation as MUTENR and MUTEPR.	
		MUTENR																<b>MICRN Input to PGA Mute Enable Control</b> 0 = Disable (DEFAULT) 1 = Enable	
		MUTEPL																<b>MICLP Input to PGA Mute Enable Control</b> 0 = Disable (DEFAULT) 1 = Enable	
		MUTEPR																<b>MICRP Input to PGA Mute Enable Control</b> 0 = Disable (DEFAULT) 1 = Enable	
		RESERVED																RESERVED	
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
71	ANALOG_ADC_1	RESERVED															RESERVED		
		PDMICDET															<b>MIC Detection Power Down Control</b> 0 = Power on MIC detection (DEFAULT) 1 = Power down MIC detection		
		DEFAULT	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0x0011	
72	ANALOG_ADC_2	RESERVED															RESERVED		
		ADC_UPL																<b>Left Channel PGA Bias Current Increase Enable Control</b> (For driving ADC at high sample rates) 0 = Disable (DEFAULT) 1 = Enable	
		ADC_UPR																<b>Right Channel PGA Bias Current Increase Enable Control</b> (For driving ADC at high sample rates) 0 = Disable (DEFAULT) 1 = Enable	
		BIAS																<b>ADC Bias Current Select</b> 00 = Nominal (DEFAULT) 01 = Double 10 = Half 11 = Quarter	
		VREFSEL																<b>ADC VREF Select</b> 00 = Analog supply (DEFAULT) 01 = 1.55 10 = 1.65 11 = 1.75	
		RESERVED																RESERVED	
		PDNOTL																<b>Left ADC Analog Power Enable Control</b> 0 = Disable (DEFAULT) 1 = Enable	
		PDNOTR																<b>Right ADC Analog Power Enable Control</b> 0 = Disable (DEFAULT) 1 = Enable	
DEFAULT	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0x0020		
73	RDAC	DAC_EN															<b>DAC Enable Control</b> 0 = Disable (DEFAULT) 1 = Enable Bit0 = Left DAC Bit1 = Right DAC		
		CLK_DAC_EN															<b>DAC Clock Enable Control</b> 0 = Disable (DEFAULT) 1 = Enable Bit0 = Left DAC Bit1 = Right DAC		

REG	Function	Name	Bit													Description			
			15	14	13	12	11	10	9	8	7	6	5	4	3		2	1	0
		FC_CTR																	<b>DAC Smoothing Filter On HS Output Enable Control</b> 0 = Disable (DEFAULT) 1 = Enable
		CLK_DAC_DELAY																	<b>DAC Clock Delay Select</b> 000 = Delay 0 nsec (DEFAULT) 100 = Delay 4 nsec 001 = Delay 1 nsec 101 = Delay -3 nsec 010 = Delay 2 nsec (Recommended) 110 = Delay -2 nsec 011 = Delay 3 nsec 111 = Delay -1 nsec
		DACVREFSEL																	<b>DAC Full Scale Reference Voltage Select</b> (By setting this value, it will change DAC full scale output. For best performance, use default value.) 00 = External VDDA 01 = 1.55V 10 = 1.65V (DEFAULT) 11 = 1.75V
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
74	MIC_BIAS	INT2KA																	<b>MICBIAS1 Internal 2K Ohm Resistor For MCGND Enable Control</b> 0 = Disable (DEFAULT) 1 = Enable
		LOWNOISE																	<b>Low Power / Low Noise Mode Select</b> 0 = Low power mode (DEFAULT) 1 = Low noise mode
		POWERUP																	<b>MICBIAS1 Power Enable Control</b> 0 = Disable (DEFAULT) 1 = Enable
		MICBIASLVL1																	<b>MICBIAS1 Output Level Select</b> 000 = VDDA 001 = 1x 010 = 1.1x 011 = 1.2x 100 = 1.3x 101 = 1.4x 110 = 1.53x 111 = 1.53x
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0
76	BOOST	CLR_APR_EMERGENCY_SHUTDOWN																	<b>Clear Headset Short Circuit Shutdown IRQ</b> 0 = (DEFAULT) 1 = Reset (Momentary)
		STG2_SEL																	<b>PGA In Class-A Mode Of Operation Enable Instead Of Class-AB Enable Control</b> 0 = Disable (DEFAULT) 1 = Enable
		PDVDMFST																	<b>VMID Pre-charge Disable Control</b> 0 = Disable (DEFAULT) 1 = Enable
		BIASEN																	<b>Global Analog Bias Enable Control</b> 0 = Disable (DEFAULT) 1 = Enable
		DISCHRG																	<b>Charge Input Enable Control</b> 0 = Disable (DEFAULT) 1 = Enable
		BYPS_IBCTR																	<b>Bypass PGA Current Control Enable Control</b> 0 = Disable (DEFAULT) 1 = Enable
		BOOSTDIS																	<b>HP Boost Driver Disable Control</b> 0 = Enable (DEFAULT) 1 = Disable
		BOOSTGDIS																	<b>HP Boost Driver In Class-G Mode Disable Control</b> 0 = Enable (DEFAULT) 1 = Disable
SHRT_SHTDWN_DIG_EN																	<b>Short Circuit Shut Down Digital Part Enable Control</b> 0 = Disable (DEFAULT) 1 = Enable		




REG	Function	Name	Bit																Description															
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																
		EN_SHRT_SHTDWN																														<b>Automatic Short-circuit Shutdown Enable Control</b> 0 = (Driver shuts down after 16.3 μsec debounce when shortage detected. IRQ pin Interrupt is generated.)  When SHRT_SHTDWN_DIG_EN = 0, APR_EMRGNCY_SHTDWN is cleared if the IRQ pin Interrupt cleared. Users need to clear IRQ pin interrupt.  When SHRT_SHTDWN_DIG_EN = 1, APR_EMRGNCY_SHTDWN is cleared 1630 μsec after shortage removed. Users need to clear IRQ pin interrupt.)  1 = (Headset driver power will be down immediately when shortage detected. No interrupt will be generated.)		
		HS_SHRT_THRESHLD																															<b>Headset Short Circuit Protection Limit</b> 00= 115mA at +FS (DEFAULT) 11= 155mA at +FS	
		PAMP_THRS_HLD																																<b>Adjust HS Boost P-driver Bias Current</b> 00 = Normal (DEFAULT) 11 = Decrease current
		NAMP_THRS_HLD																																<b>Adjust HS Boost N-driver Bias Current</b> 00 = Normal (DEFAULT) 11 = Decrease current
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	<b>0x0000</b>	
77	FEPGA	ACDC_CTRL																															<b>Charge Input To VREF Enable Control</b> (Effective when DISCHRG = 1) 0 = Disable (DEFAULT) 1 = Enable Bit0 = Charges MICP to VREF Bit1 = Charges MICN to VREF	
		CMLCK_ADJ																																<b>PGA Common Mode Threshold Lock Adjust</b> 00 = (DEFAULT)
		IB_LOOP_CTLR																																<b>PGA Current Trim</b> 0 = (DEFAULT)
		IBCTR_CODE																																<b>PGA Current Trim</b> 000 = (DEFAULT)
		FEPGA_MODEL																																<b>Left PGA Mode Select</b> 0 = Disable (DEFAULT) 1 = Enable MODE[0] = Anti-aliasing filter adjust MODE[1] = Disconnects MICP & MICN MODE[2] = No function MODE[3] = Shorts the inputs and terminates with 12kOhm differentially to Vref
		FEPGA_MODER																																<b>Right PGA Mode Select</b> 0 = Disable (DEFAULT) 1 = Enable MODE[0] = Anti-aliasing filter adjust MODE[1] = Disconnects MICP & MICN MODE[2] = No function MODE[3] = Shorts the inputs and terminates with 12kOhm differentially to Vref
DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	<b>0x0000</b>			
7E	PGA_GAIN	PGA_GAINL																															<b>Left PGA Gain Control</b> (Step size is 1dB.) 0x00 = -1dB (DEFAULT) 0x01 = 0dB ▼ 0x24 = 35dB 0x25 = 36dB	

REG	Function	Name	Bit																Description
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		PGA_GAINR																	<b>Right PGA Gain Control</b> (Step size is 1dB.) 0x00 = -1dB (DEFAULT) 0x01 = 0dB ▼ 0x24 = 35dB 0x25 = 36dB
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	<b>0x0000</b>
7F	POWER_UP_CONTROL	PUPL																	<b>Left PGA Power Enable Control</b> 0 = Disable (DEFAULT) 1 = Enable
		PUPR																	<b>Right PGA Power Enable Control</b> 0 = Disable (DEFAULT) 1 = Enable
		PUP_INTEG																	<b>Output Integrator Power Enable Control</b> 0 = Disable (DEFAULT) 1 = Enable Bit0 = Left HP driver Bit1 = Right HP driver
		PUP_DRV_INSTG																	<b>Output Driver Power Enable Control</b> (To reduce pop noise, turn on this <i>first</i> , then turn on PUP_MAIN_DRV) 0 = Disable (DEFAULT) 1 = Enable Bit0 = Left HP driver Bit1 = Right HP driver
		PUP_MAIN_DRV																	<b>Main Driver Power Enable Control</b> 0 = Disable (DEFAULT) 1 = Enable Bit0 = Left HP driver Bit1 = Right HP driver
		DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	<b>0x0000</b>
80	CHARGE_PUMP_AND_POWER_DOWN_CONTROL	RESERVED																	RESERVED
		BCLK_DS																	<b>BCLK IO Drive Strength Control</b> 0 = Normal (DEFAULT) 1 = Stronger
		FS_DS																	<b>FS IO Drive Strength Control</b> 0 = Normal (DEFAULT) 1 = Stronger
		ADCDAT_DS																	<b>ADCDAT IO Drive Strength Control</b> 0 = Normal (DEFAULT) 1 = Stronger
		SDA_DS																	<b>SDA IO Drive Strength Control</b> 0 = Normal 1 = Stronger (DEFAULT)
		JAMNODCLW																	RESERVED
		PDB_DAC																	<b>DAC Right / Left Power Down Bar Enable Control</b> 00 = Disable 11 = Enable (DEFAULT)
		JAMFORCE2																	<b>Register Output Force 1 Control</b> (Charge pump clock to fast) 0 = Disable (DEFAULT) 1 = Enable
		JAMFORCE1																	<b>Register Output Force 2 Control</b> (Charge pump clock to fast) 0 = Disable (DEFAULT) 1 = Enable
		RNIN																	<b>Charge Pump Enable Control</b> 0 = Disable (DEFAULT) 1 = Enable
		PRECHARGE																<b>VPOS Pre-charge Enable Control</b> (For faster startup) 0 = Disable (DEFAULT) 1 = Enable	

REG	Function	Name	Bit																Description						
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0							
		DISCHARGEVEE																1	0	VEE Pad Discharge Enable Control 0 = Disable (DEFAULT) 1 = Enable					
		DISCHARGEVPOS																	1	0	VPOS Pad Discharge Enable Control 0 = Disable (DEFAULT) 1 = Enable				
		SHCIRSEL2																		1	0	Charge Up Current Limit 2 0 = Low (DEFAULT) 1 = High			
		SHCIRSEL1																			1	0	Charge Up Current Limit 1 0 = Low (DEFAULT) 1 = High		
		DEFAULT																					0x0B00		
81	CHARGE_PUMP_INPUT_READ	APR_EMERGENCY_SHTDWN																				APR Emergency Short Circuit Shutdown IRQ			
		MODE1BUF																				1	Monitor MODE1 State Of Charge Pump Block		
		NODCBUF																					1	Monitor Charge Pump Drawing DC Current 0 = Drawing 1 = Not drawing (DEFAULT)	
		RN2BUF																					1	Monitor Charge Pump Enable Status 0 = Off (DEFAULT) 1 = On	
		VPOSOK																					1	Monitor High Voltage Status Of VPOS 0 = Possible short circuit (DEFAULT) 1 = Max output (Normal operation)	
		VCOMPBUF																						1	Monitor Low Voltage & Low Current Status Of Charge Pump 0 = No current 1 = With current (DEFAULT)
		FORCE1BUF																						1	Monitor Charge Pump Frequency Status 0 = Normal 1 = Max frequency (DEFAULT)
		DEFAULT																							READ ONLY 0x0013
82	GENERAL_STATUSES	MCLK speed indicator																					MCLK speed indicator 00 = 256fs 01=384fs 10=400fs,11=500fs		
		I2S FS short_err																						FS shortage error flag	
		MCLKDET_IN																						MCLK detection in	
		BUTTONDET_IN																						Button detection in	
		MICDET_TOINTR																						MIC detection to interrupt	
		MICDET_IN																							MIC detection input
		JKEJECT_INTERRUPT																						JACK Ejection Interrupt	
		JK_INSERT_INTERRUPT																						JACK Insertion Interrupt	
		JKDET_ON																						Pre-debounce JACK Status	
		JKDETL																						JKDETL	
		FUSEBANKOUT																						Fuse Bank Select Output	
		GPIO2_IN																						GPIO2 Input	
		GPIO1_IN																						GPIO1 Input	
		DEFAULT																						READ ONLY	





## 12. Typical Application Diagram



Note: \* indicates optional components for improved noise reduction (refer to section 3.5)

## 13. Package Information

32-lead plastic QFN 32L; 5x5mm<sup>2</sup>, 0.8mm thickness, 0.5mm lead pitch  
(Saw Type) EP SIZE 3.5x3.5mm



JEDEC OUTLINE	MO-220		
PKG CODE	WQFN(X532)		
SYMBOLS	MIN.	NOM.	MAX.
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	0.203 REF.		
b	0.18	0.25	0.30
D	4.90	5.00	5.10
E	4.90	5.00	5.10
e	0.50 BSC		
L	0.35	0.40	0.45
L1	0.33	0.40	0.43
K	0.20	-	-

PAD SIZE	D2			E2			LEAD FINISH		JEDEC CODE
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	Pure Tin	PPF	
150X15* MIL	3.45	3.50	3.55	3.45	3.50	3.55	V	X	W(V)HHD-5

\*\*表示汎用字元,此汎用字元可能被其它不同字元所取代,實際的字元請參照bonding diagram所示。  
\*\* is an universal character, which means maybe replaced by specific character, the actual character please refers to the bonding diagram.


### NOTES :

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15mm AND 0.30mm FROM THE TERMINAL TIP. IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL, THE DIMENSION b SHOULD NOT BE MEASURED IN THAT RADIUS AREA.
3. BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.

## 14. ORDERING INFORMATION

Part Number	Dimension	Package	Package Material
NAU88L21CYG	5x5 mm	QFN-32	Green

NAU88L21C



## 15. REVISION HISTORY

REVISION	DATE	DESCRIPTION
1.0	July 26, 2023	Initial Release
1.1	Sep 8, 2023	Update pop noise description Update pin diagram Update register description
1.2	Oct 30, 2023	Update T <sub>DOD</sub> description
1.3	Nov 1, 2023	Update package information Update JKDET pin description Update Fig 15 FLL diagram Update REG0x6A[12:8]
1.4	Feb 29, 2024	Update MICBIAS max ouput current

## IMPORTANT NOTICE

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

---

*Please note that all data and specifications are subject to change without notice.  
All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.*