

MPM54304 **4V to 16V Input, Quad-Output Power Module with I²C and MTP in Ultra-Thin Package**

DESCRIPTION

The MPM54304 is a quad-output, DC/DC stepdown power module with up to 3A per output (channel 1 and 2) and 2A per output (channel 3 and 4). Channels 1 and 2 can be paralleled to provide up to 6A of current, and channels 3 and 4 can be paralleled to provide up to 4A of current.

Operating over a 4V to 16V input voltage range, the MPM54304 can support an output voltage range of 0.55V to 7V. The output voltage can be set via the I²C or external resistor divider. The module has internal auto-compensation, which eliminates the need for an external compensation network. The MPM54304 employs a constant-on-time (COT) control scheme to provide ultra-fast load transient responses. This minimizes the required output capacitance.

The MPM54304 features a two-time, nonvolatile programmable memory. Its operating parameters are programmable via the I²C.

The MPM54304 requires a minimal number of external components, and is available in ultrathin LGA-33 (7mmx7mmx2mm) package.

TYPICAL APPLICATION

FEATURES

- 4V to 16V Operating Input Range
- Wide Output Voltage:
	- o I ²C Programmable: 0.55V to 5.4V
	- o External Resistor Divider: 0.6V to 7V or V_{IN} * D_{MAX} if V_{IN} < 7V
- Channel 1 and 2: 3A Continuous Current Channel 3 and 4: 2A Continuous Current
- Interleaved Operation
- Configurable, Multi-Functional GPIO Pin
- I²C and Configurable Parameters:
	- o Paralleling Channel 1 and 2
		- o Paralleling Channel 3 and 4
		- o Switching Frequency
		- o Output Voltage
		- o Over-Current and Over-Voltage Protection Threshold
		- o Power-On and Power-Off Sequencing
		- o Forced PWM or Auto-PWM/PFM

APPLICATIONS

- FPGA Power Supplies
- Multi-Rail Power Systems
- MCU/DSP Power Supplies

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

4V to 16V Input and Quad Output

Note:

1) Maximum current per rail is subject to total package power loss derating. See the Max PLOSS vs. Temperature Curve on page 11 for the maximum allowed package power loss rating. The total package power loss is determined as the sum of power loss of all rails: $P_{\text{Loss}} = (P_{\text{Loss}}1 + P_{\text{Loss}}2 + ... + P_{\text{Loss}}n)$, where n represents the utilized number of rails.

MPM54304 Rev. 1.0 www.MonolithicPower.com **1** 11/6/2019 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved. Singel 3 | B-2550 Kontich | Belgium | Tel. +32 (0)3 458 30 33 | info@alcom.be | www.alcom.be **Q** Alcom Rivium 1e straat 52 | 2909 LE Capelle aan den Ijssel | The Netherlands | Tel. +31 (0)10 288 25 00 | info@alcom.nl | www.alcom.nl

ORDERING INFORMATION

***** -XXXX is the configuration code identifier for register settings stored in the MTP memory. For default configuration with an ¹²C programmed output voltage, the code is "0000". See Tables 3 to 12 on page 42 for the detailed configuration information and the register map of codes "0001" to "0004".

> **TOP MARKING** MPSYYWW MP54304 LLLLLLLLL

М

MPS: MPS prefix YY: Year code WW: Week code MP54304: Part number LLLLLLLLL: Lot number M: Module

PACKAGE REFERENCE

PIN FUNCTIONS

ABSOLUTE MAXIMUM RATINGS (2)

Recommended Operating Conditions (5)

................0.6V to 7V or V_{IN} * D_{MAX} if V_{IN} < 7V Operating junction temp (T_J) -40°C to +125°C

Thermal Resistance (6) *θJA θJC*

Notes:

- 2) Exceeding these ratings may damage the device.
- 3) For the EN/SYNCI pin's rating, see the Enable (EN/SYNCI) description section on page 17.
- 4) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-toambient thermal resistance θ_{JA} , and the ambient temperature T_A . The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = $(T_J$ (MAX) - TA) / θ_{JA} . Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 5) The device is not guaranteed to function outside of its operating conditions.
- 6) Measured on JESD51-7, 4-layer PCB.

ELECTRICAL CHARACTERISTICS

V_{IN} = 12V, T_J = -40°C to +125°C $^{(7)}$, unless otherwise noted.

ELECTRICAL CHARACTERISTICS *(continued)*

V_{IN} = 12V, T_J = -40°C to +125°C $^{(7)}$, unless otherwise noted.

ELECTRICAL CHARACTERISTICS *(continued)*

VIN = 12V, T^J = -40°C to +125°C (7)**, unless otherwise noted.**

Notes:

7) Not tested in production. Guaranteed by over-temperature correlation.

8) This function has limitations-only a SYNC IN close to the current system switching frequency can be used.

9) Guaranteed by engineering sample characterization.

10) Maximum I²C bus voltage should be lower than 4V. A 1.8V or 3.3V typical bus voltage is recommended.

TYPICAL PERFORMANCE CHARACTERISTICS

VIN = 12V, VOUT1/2/3/4 = 1/3.3/1.8/1.5V , fSW = 800kHz, T^A = 25°C, unless otherwise noted.

MPM54304 Rev. 1.0 www.MonolithicPower.com **9** 11/6/2019 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved.

VIN = 12V, VOUT1/2/3/4 = 1/3.3/1.8/1.5V , fSW = 800kHz, T^A = 25°C, unless otherwise noted.

MPM54304 Rev. 1.0 www.MonolithicPower.com **10** 11/6/2019 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved.

VIN = 12V, VOUT1/2/3/4 = 1/3.3/1.8/1.5V, fSW = 800kHz, T^A = 25°C, unless otherwise noted.

MPM54304 Rev. 1.0 www.MonolithicPower.com **11** 11/6/2019 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2019 MPS. All Rights Reserved.

 V_{IN} = 12V, $V_{OUT1/2/3/4}$ = 1/3.3/1.8/1.5V, f_{SW} = 800kHz, T_A = 25°C, unless otherwise noted.

MPM54304 Rev. 1.0 www.MonolithicPower.com **12** 11/6/2019 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved.

VIN = 12V, VOUT1/2/3/4 = 1/3.3/1.8/1.5V , fSW = 800kHz, T^A = 25°C, unless otherwise noted.

VIN = 12V, VOUT1/2/3/4 = 1/3.3/1.8/1.5V, fSW = 800kHz, T^A = 25°C, unless otherwise noted.

 V_{IN} = 12V, $V_{OUT1/2/3/4}$ = 1/3.3/1.8/1.5V, f_{SW} = 800kHz, T_A = 25°C, unless otherwise noted.

FUNCTIONAL BLOCK DIAGRAM

ANALOG OPERATION

High-Efficiency Buck Regulators

The MPM54304 integrates four synchronous, step-down DC/DC regulators that have built-in soft start, compensation, and hiccup current limit protection. Fixed-frequency, constant-ontime (COT) control provides fast transient response. The switching clock is locked and phase-shifted from buck 1 to buck 4 during CCM operation.

Power Supply and UVLO

When the input voltage exceeds the UVLO rising threshold voltage, the corresponding buck regulators powers up. It shuts down when the input voltage is below the UVLO falling threshold voltage. See the State Machine Description section on page 32 for more details about power-up.

Enable and Switching Frequency SYNC Input (EN/SYNCI)

Frequency SYNC input (EN/SYNCI) is a digital control pin that turns the regulator on and off. Drive EN/SYNCI high to turn the regulator on; drive it low to turn the regulator off. When flaoted, EN/SYNCI is pulled low automatically by an internal resistor.

Connecting EN/SYNCI directly to a voltage source requires limiting the amplitude of the voltage source to ≤6V to prevent damage. A resistor divider is required when pulling EN/SYNCI up to a $12V_{IN}$ supply.

For external clock synchronization, connect a clock with a frequency range between 500kHz and 1.6MHz to EN/SYNCI. Buck 1's SW rising edge will synchronize with the external clock rising edge. Select an external clock signal with a pulse width less than 1.7μs. After synchronization, the buck 1 to buck 4 phase shift continues to follow the MTP definition. The MPM54304's default switching frequency should be set close to the sync input's frequency. For example, when the external SYNCI clock is 500kHz, the internal switching frequency should be set at 533kHz via the 1^2C or MTP. The I²C and MTP function, including the ADD pin function, is kept active when EN/SYNCI is pulled low.

Thermal Shutdown

The MPM54304 features thermal shutdown by internally monitoring the junction temperature of the power module. If the junction temperature exceeds the 160°C threshold, the power modules shuts off. This is a non-latch protection. There is a 20°C hysteresis. Once the junction temperature drops below 140°C, the device initiates a soft start.

Pre-Bias Start-Up

The MPM54304 has been designed for monotonic start-up into pre-biased loads. If the output is pre-biased to a certain voltage during start-up, the internal BST voltage is refreshed and charged. The voltage on the internal softstart capacitor is also charged. If the BST voltage exceeds its rising threshold voltage and the soft-start capacitor voltage exceeds the sensed output voltage at the FB pin, the part begins normal operation.

Power Good (PG)

The MPM54304 has power good (PG) register bits (bits D4~D7 of the status register), which indicate whether the enabled buck's output voltage is ready or not. When a buck's feedback voltage (V_{FB}) is above 92% of the reference voltage (V_{REF}) , the corresponding PGx bit in the status register is set to from 0 to 1 following a 200μs default or other MTPprogrammed delay time. During normal operation, the PGx bit is set to 0 when the corresponding buck regulator falls below the UV threshold with a 50μs delay.

The MPM54304's GPIO pin can be configured as a dedicated PG pin output, as the wire and output of the PG1 to PG4 signals (see Figure 2).

Figure 2: GPIO Pin Configured to PG Output Logic

If UVLO, EN/SYNCI = low, or over-temperature protection (OTP) occurs, the PG pin is pulled

low immediately. If an over-current (OC) condition occurs, the PG pin is pulled low when V_{FB} drops below 87% of V_{REF} after a 50µs delay. The PG function does not indicate an output over-voltage condition.

Output Over-Voltage Protection (OVP)

The MPM54304 monitors the output voltage. If the output voltage exceeds 120% of the regulation voltage for more than 2.5μs, it enters OVP discharge mode. In OVP discharge mode, the low-side MOSFET (LS-FET) turns on and remains on until the low-side current reaches the negative current limit. This discharges the output and tries to keep the output voltage within the normal range. If the OV condition still exists, the LS-FET turns on again after a fixed delay to repeat the discharge behavior. The part exits this discharge mode when V_{FB} falls below 114% of VREE.

If the input voltage exceeds 18V (the input OVP threshold) during OVP discharge mode, the MPM54304 stops switching until the input voltage falls below 16V. Then the MPM54304 enters discharge mode again. This input OVP function is only active during an output OV condition.

The OVP function can be enabled or disabled through the I ²C and MTP interface.

Output Discharge

In order to discharge the energy of the output capacitor during the shutdown sequence, there are discharge resistors (typically 45Ω) from the

SW_x pin to ground. The discharge function can be enabled or disabled through the I²C and MTP interface.

Soft Start

The MPM54304 features a soft start (SS) mechanism to ensure smooth output ramp-up during power-up. When the part is enabled and the BST voltage reaches its rising threshold, the internal DAC outputs a ramp voltage (reference voltage). The output voltage smoothly ramps up with the reference voltage. When the DAC output reaches the final voltage, it stops at that level. At this point, soft start finishes and the device enters steady state operation.

The start-up delay and soft-start slew rate are both programmable via the MTP.

Out-of-Phase Operation and Clock SYNC Out

Buck 1 to buck 4 are frequency-locked and capable of phase shift. Phase shift is set to a default (described below), but can also be changed by the MTP. When the GPIO pin is configured to "SYNC Out" mode, the MPM54304 outputs a 180° phase shift from the internal clock's rising edge with a 50% duty pulse (see Figure 3). This is an open-drain output; an external 1kΩ pull-up resistor should be added. The SYNC Out signal disappears if buck 1 to buck 4 all enter light-load sleep mode. The SYNC Out signal is enabled after the power-on sequence has completed.

VCC Regulator

A 3.3V internal regulator powers most of the internal circuitries. A decoupling capacitor is needed to stabilize the regulator and reduce the ripple. This regulator takes the V_{IN} input and operates in the full V_{IN} range.

Over-Current Protection (OCP) and Short-Circuit Protection (SCP)

The MPM54304 has valley current limit control. The inductor current is monitored during the LS-FET on state. When the sensed inductor current exceeds the valley current limit threshold, the device enters over-current protection (OCP) mode. The HS-FET cannot turn on until the current falls below the valley current limit. Meanwhile, the output voltage drops until it is below the under-voltage (UV) threshold, which is typically 45% below the reference.

If UV and OCP are both triggered, the MPM54304 enters hiccup mode to periodically restart the related power rail. The hiccup duty cycle is very small to reduce power dissipation during a short-circuit condition. During OCP, the device tries to recover from the over-current fault with hiccup mode. To do this, the chip

disables the output power stage, discharges the soft-start capacitor, then automatically tries to soft start again. If the over-current condition still exists when soft start finishes, the device repeats this operation. OCP a is non-latch protection.

Parallel Output Mode

The outputs of the MPM54304 can be connected in parallel to provide higher current. Output 1 and output 2 can be paralleled to provide up to 6A of current. Output 3 and output 4 can be paralleled to provide up to 4A of current. It should be noted that the maximum output current in parallel mode is also limited by the total power dissipation.

Figure 18 shows the connections for parallel mode operation (see page 41). To operate output 1 and output 2 in parallel mode, connect VOUT1 to VOUT2, and FB1 to FB2. To operate output 3 and output 4 in parallel mode, connect VOUT3 to VOUT4, and FB3 to FB4.

All buck function commands follow buck 1 and buck 3 in parallel mode. The phase delay should be the same for buck 3 and buck 4 when in parallel mode.

DIGITAL INTERFACE

MTP Program

The I²C and MTP blocks become active once the VCC pin's voltage exceeds its 2V rising

threshold, no matter whether the EN pin's voltage is high or low. Figure 4 shows a system-level application example.

Figure 4: I ²C Start-Up Block

When VIN powers up and EN/SYNCI is pulled high, the MPM54304 starts up with a "safe mode" that allows the SoC to start up without damage. In safe mode, only one or two power rails will turn on. For example, $V_{\text{OUT1}} = 1V$, $V_{\text{OUT4}} = 3.3V$, other power rails are off. The default buck 1 to buck 4 configuration is determined by the MTP e-fuse.

The MTP data is loaded into the corresponding $I²C$ registers during the first power-up. The $I²C$ registers directly control the parameters of buck 1 to buck 4. The MTP load to I^2C register conditions are described below:

- V_{CC} > 2V, first power-up.
- MTP programming has been completed.

Toggling EN/SYNCI on and off will not reload the MTP registers into the I²C registers again.

The I ²C register and MTP table are correlated to each other. The MTP table can be accessed and programmed through the I²C interface. It can be programmed two times.

After buck 1 and buck 4 power up, the SoC programs the MPM54304 I ²C register and MTP. For details on how to identify a valid slave address, see the I ²C Bus Slave Address section on page 30. When the SoC writes to the 1^2C register, the I^2C register takes effect immediately. It can also be burned into the MTP. The VCC voltage (V_{CC}) rises up to 5.2V when the MTP is programmed. In order to protect the device, buck

regulators are shut down when burning the MTP e-fuse. After MTP programming is done, the buck regulators start up sequentially. During normal buck operation, the I²C master can read and write the register's data.

Safety Considerations for Writing MTP

Several protection items can reduce the failure rate of MTP writing. Take the following steps before writing the MTP registers:

Step 1: Set the MTP_Program bit to 1. The ¹²C register will be locked to prevent write operation until MTP programming finishes; the SoC can read the I ²C register during this period.

Step 2: Check the MTP burning power supply. If it is above 5.1V, continue the MTP write; otherwise, abort and unlock the I²C write protection.

Step 3: The MPM54304 can calculate the sum of all related I²C registers to be burned in the MTP register, then generate a 16-bit checksum. This is not a truly sum of all I^2C registers, but an arithmetic to combine all data. The checksum result is also written to the MTP register.

After the MTP write operation finishes, there is typically a 100ms delay. The MPM54304 then sets the MTP_Program bit to 0, and the 1^2C register write protection is unlocked. The SoC

can read the I²C register; if the MTP_Program bit goes to 0, it indicates that MTP programming is done.

After the MTP write operation finishes, the SoC can read the MTP register data to confirm that the correct value is saved into the MTP registers. If anything is wrong, the SoC will write the MTP again.

During VIN power-up, before loading the MTP data into the I ²C register, the MPM54304 does a checksum calculation for all related MTP registers, then compares it with the checksum byte. If they match, the MTP data is loaded into the I ²C register. Otherwise, the I ²C register uses the hard-coded default value. There is an l^2C register flag bit to indicate whether there is a checksum error.

MTP Table

MTP Table Description

Note:

11) The parallel mode must be programmed before pulling the EN/SYNCI pin to logic high.

VREF1 to VREF4, Reference Voltage Truth Table

Output Voltage Setting

FB1 to FB4 are the output voltage feedback pins. The FB pin can be directly connected to the buck output or the resistor divider network to get a higher output voltage.

If connecting FB directly to V_{OUT} , then for buck 1, the I ²C bit Vout_Select1 can set FB1 = Ref1 or FB1 = $3 \times$ Ref1. The Ref1 voltage range is 0.55V to 1.82V (see the Reference Voltage Truth Table above). After setting the Vout_Select1 bit to 1, the buck 1 output voltage range becomes 1.65V to 5.46V.

For better load transient response, set V_{REF} to a lower value and use a feedback resistor divider to set the final V_{OUT} . In this case, a feed-forward capacitor can be added to sense the V_{OUT} change more quickly. Figure 5 shows a similar feedback configuration to this operation, but without AVS.

If connecting FBx to the resistor divider network (using buck 1 as an example), the I^2C bit

Vout_Select1 = 0 can set FB1 to equal Ref1. The Ref1 voltage range is 0.55V to 1.82V (see the Reference Voltage Truth Table above). Calculate the buck 1 output voltage with Equation (1):

$$
V_{\text{O1}} = \frac{R1 + R2}{R2} \times V_{\text{REF1}} \tag{1}
$$

If using a resistor divider, the AVS function is supported. The direct V_{OUT} -to-FB path should be cut off.

If the AVS function is chosen, set Vout Select $=$ 0.

During I²C DVS, the voltage change slew rate is 2.6 mV/µs when Vout_Select = 0. The slew rate is 7.8 mV/us when Vout Select = 1.

The Vout Limit EN bit can clamp the maximum output voltage to 1.830V (for the FB voltage, blank the Vout Select bit). The absolute maximum output voltage is limited to 7V or the maximum duty cycle.

Figure 5: Output Voltage Setting

I ²C Register Map

Note:

12) The parallel_1 and parallel_2 bits only take effect during EN/SYNCI pin turn-on. After EN/SYNCI is turned on, change those bits will not change the parallel mode.

Description of Register Bits

Most of the register bits share the same MTP table description. The sections below only list the description of different register bits.

The I^2C register's default value is determined by the MTP table.

Reset condition of all registers: All I ²C registers are reset by the VCC under-voltage lockout

(UVLO). The power-on sequence begins once VIN UVLO is released. An OTP (over-

temperature protection) will not reset the l^2C register.

1. REG "0x0E" System

2. REG "0x11" System

3. REG "0x12" Status

4. REG "0x13" System

I ²C Bus Slave Address

The slave address is 7 bits, followed by an 8th data direction bit (read or write).

There are two ways to program the I^2C slave address. The first is to use the external GPIO when it is configured as an ADD pin. The second is to use the I²C/MTP register.

Use the ADD Pin to Set the I ²C Slave Address

The final slave address is determined by both the ADD pin and the I^2C register setting. However, the ADD pin has higher priority, which means it can override the I²C register's setting.

Details on both methods of programming the I²C slave address are described below.

The GPIO pin is a multi-function pin. It can be configured as ADD, PG, OP, or SYNCOUT

through the I ²C or MTP. If pin 26 is configured as an ADD pin, then this pin can be used to program four different slave addresses. A resistor divider from VCC to GND can get an accurate reference voltage. Connect the ADD

pin to this reference voltage to set a different I²C address. The internal circuit changes the I²C address accordingly. Table 1 shows the four voltage thresholds for four I ²C addresses, and the recommended setting resistor.

Table 1: I ²C Slave Address Setting by ADD Voltage

Use I ²C or MTP to Set the I ²C Slave Address

The MPM54304 still offers a programmable l^2C slave address via the I^2C or MTP.

The I ²C register REG0D D[4:0] or MTP REG4D D[4:0] can program A5, A4, A3, A2, and A1 bits (see Table 2).

Table 2: I ²C Slave Address Setting by I ²C or MTP

Note:

13) These bits are programmable by the MTP e-fuse or I²C register.

By default, the slave address is $0x68$, A[7:1] = 1101 000.

When the ²C register's slave address bits are changed, the new address takes effect immediately. The I ²C master should use the new slave address to continue communication.

POWER CONTROL

State Machine Diagram of Buck Switchers

Figure 6: Power Control State Machine Diagram

State Machine Description

The state machine has the following statuses:

Shutdown

The PMIC's EN/SYNCI pin is pulled low. All of the PMIC's switcher functions are disabled, but the I ²C and MTP are live as long as the input is above the UVLO threshold.

No Supply

The PMIC's input pin has a UVLO detection circuit. If input voltage VIN is below the UVLO rising threshold, all PMIC functions are disabled.

Power Off

All buck regulators are turned off. In this state, the PMIC is always monitoring the power-on factor. Once a power-on factor is detected, it changes to the power-on sequence state.

Power-On Sequence

Buck 1 to buck 4 turn on sequentially, according to the order programmed by the MTP e-fuse. If a power-off factor is detected during the poweron sequence, the PMIC returns to its power-off state.

Power On

Buck 1 to buck 4 are turned on. The PG output switches high. In this state, the PMIC is always monitoring the power-off factor.

Power-Off Sequence

The PMIC changes to this state when it detects a power-off factor in the power-on state. Buck 1 to buck 4 either turn off sequentially in the reverse order of the power-on sequence, or turn off at the same time, depending on the Shutdown_Delay_EN bit's setting.

Power-On Factors

The PMIC has the following power-on factors:

EN/SYNCI Pin

If the EN/SYNCI pin is pulled high, the system changes from its power-off state to the poweron sequence. The related EN bit determines each buck's on or off state.

Thermal Recovery

The part may be in its power-off state due to the

die temperature exceeding the thermal protection threshold. Once the die's temperature decreases, the PMIC enters the power-on sequence again.

Power-On Sequence

There are four slots for power-on sequence timing. All buck regulators can be programmed with 0 to 2 time slots by the MTP e-fuse (see Figure 7).

Figure 7: Power-On Sequence

Buck Regulators Turn On

The MPM54304 provides a programmable power-on sequence. The MTP configuration tables on page 42 have bits to set the time slot number (start-up delay timer) for each channel. The default power-on sequence is shown in the default MTP configuration table (see page 42).

Power-Off Factor

EN/SYNCI Pin Hardware-Initiated Power-Off

The MPM54304 supports controlled power-off the through the EN/SYNCI pin. When the EN/SYCNI pin is pulled low, the system enters the power-off sequence.

Power-Off Sequence

PG is pulled low before the device starts to turn off. The DC/DC power-off sequence is in the reverse order of the power-on sequence when Shutdown Delay EN is set to 1.

In order to fully discharge the output voltage, the EN signal is blanked during the power-off sequence period. Within this power-off sequence period, the MPM54304 continues working in output discharge mode regardless of whether the external EN/SYNCI pin is pulled high or low.

Figure 9: Power-Off Sequence when Shutdown_Delay_EN = 0

All the DC/DC outputs power off at the same time when Shutdown_Delay_EN is set to 0.

Shutdown Sequence

When the input voltage is below the UVLO

falling threshold or the IC is over-temperature, the PMIC enters the shutdown sequence immediately. All the DC/DC regulators turn off at the same time (see Figure 10).

Figure 10: Shutdown Sequence

Thermal Warning and Shutdown

Thermal warning and shutdown prevent the part from operating at exceedingly high temperatures. When the silicon die temperature exceeds 120°C, the MPM54304 sets the OT WARNING bit to 1.

If the die temperature exceeds 160°C, the system begins the shutdown sequence. When the temperature recovers to 140°C, the regulator begins the power-on sequence again.

I ²C INTERFACE

I ²C Serial Interface Description

The I ²C is a two-wire, bidirectional serial interface, consisting of a data line (SDA) and a clock line (SCL). The lines are externally pulled to a bus voltage when they are idle. Connecting to the line, a master device generates the SCL signal and device address, then arranges the communication sequence. The MPM54304 interface is an I^2C slave. The I^2C interface adds flexibility to the power supply solution. The output voltage, transition slew rate, and other parameters can be instantaneously controlled by the I²C interface.

Data Validity

One clock pulse is generated for each data bit transferred. The data on the SDA line must be stable during the high period of the clock. The high or low state of the data line can only change when the clock signal on the SCL line is low (see Figure 11).

Figure 11: Bit Transfer on the I²C Bus

The start (S) and stop (P) commands are signaled by the master device, which signifies the beginning and the end of the I²C transfer. A start condition is defined as the SDA signal transitioning from high to low while the SCL is high. A stop condition is defined as the SDA signal transitioning from low to high while the SCL is high (see Figure 12).

Figure 12: Start and Stop Conditions

Start and stop conditions are always generated by the master. The bus is considered to be busy after a start condition. The bus is considered to be free again a minimum of 4.7μs

after a stop condition. The bus stays busy if a repeated start (Sr) is generated instead of a stop condition. The start and repeated start conditions are functionally identical.

Transfer Data

Every byte put on the SDA line must be 8 bits long. Each byte has to be followed by an acknowledge (ACK) bit. The acknowledgerelated clock pulse is generated by the master. The transmitter releases the SDA line (high) during the acknowledge clock pulse. The receiver must pull down the SDA line during the acknowledge clock pulse so that it remains stable low during the high period of this clock pulse.

Figure 13 shows the format that data transfers follow. After the start condition, a slave address is sent. This address is 7 bits long, followed by an 8th data direction bit (R/W). A 0 indicates a transmission (write), and a 1 indicates a request for data (read). A data transfer is always terminated by a stop condition generated by the master. However, if a master still wishes to communicate on the bus, it can generate a repeated start condition and address another slave without first generating a stop condition.

Figure 13: A Complete Data Transfer

The MPM54304 includes a full I^2C slave controller. The I²C slave fully complies with the I²C specification requirements. It requires a start condition, a valid I^2C address, a register address byte, and a data byte for a single data update. After receipt of each byte, the MPM54304 acknowledges by pulling the SDA line low during the high period of a single clock pulse. A valid I²C address selects the MPM54304. The MPM54304 then performs an update on the falling edge of the LSB byte.

Figure 14 shows examples of an I²C write and read sequence.

APPLICATION INFORMATION

Internal Inductor

Fixed inductors in the module are 1µH (channels 1 and 2) and 2.2µH (channels 3 and 4).

Selecting the Input Capacitor

The step-down converter has a discontinuous input current, and requires a capacitor to supply AC current to the converter while maintaining the DC input voltage. Use low-ESR capacitors for the best performance. Ceramic capacitors with X5R or X7R dielectrics are recommended because of their low ESR and small temperature coefficients. For most applications, a 22µF capacitor is sufficient.

Since C1 absorbs the input switching current, it requires an adequate ripple current rating. The RMS current in the input capacitor can be estimated with Equation (2):

$$
I_{C1} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}
$$
 (2)

The worst-case condition occurs at $V_{IN} = 2V_{OUT}$, calculated with Equation (3):

$$
I_{C1} = \frac{I_{LOAD}}{2}
$$
 (3)

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, add a small, high-quality ceramic capacitor (e.g. 0.1μF) as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide sufficient charge to prevent excessive voltage ripple at the input. The input voltage ripple caused by the capacitance can be estimated with Equation (4):

$$
\Delta V_{IN} = \frac{I_{OUT}}{f_{SW} \times C_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})
$$
 (4)

Selecting the Step-Down Regulator

Output Capacitor

The output capacitor for the step-down regulator maintains the DC output voltage. Use ceramic, tantalum, or low-ESR electrolytic

capacitors. For best results, use low-ESR capacitors to keep the output voltage ripple low. The output voltage ripple can be estimated with Equation (5):

$$
\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times (R_{\text{ESR}} + \frac{1}{8 \times f_{\text{SW}} \times C_{\text{OUT}}})
$$
 (5)

Where L_1 is the inductor value, and R_{ESR} is the equivalent series resistance (ESR) value of the output capacitor.

For ceramic capacitors, the capacitance dominates the impedance at the switching frequency and causes the majority of the output voltage ripple. For simplification, the output voltage ripple can be estimated with Equation (6):

$$
\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{SW}}^2 \times L \times C_{\text{OUT}}} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}})
$$
 (6)

For tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be estimated with Equation (7):

$$
\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times R_{\text{ESR}} \tag{7}
$$

The characteristics of the output capacitor also affect the stability of the regulation.

PCB Layout Guidelines (13)

Efficient PCB layout is critical for stable operation. A 4-layer layout is recommended to achieve better thermal performance. For best results, refer to Figure 15 and follow the guidelines below:

- 1. Keep the power loop as small as possible.
- 2. Use a large ground plane to connect directly to PGND. If the bottom layer is a ground plane, add vias near PGND.
- 3. Ensure the high-current paths at GND and VIN have short, direct, and wide traces.
- 4. Place the ceramic input capacitor as close to the device as possible.
- 5. Keep the input capacitor and IN as short and wide as possible.
- 6. Place the VCC capacitor as close to the VCC and GND pins as possible.
- 7. Connect VIN, VOUT, and GND to a large copper area to improve thermal performance and long-term reliability.
- 8. Separate the input GND area from other GND areas on the top layer, and connect them together on the internal layers and bottom layer through multiple vias.
- 9. Ensure there is an integrated GND area on the internal layer or bottom layer.
- 10. Use multiple vias to connect the power planes to internal layers.

Figure 15: Recommended PCB Layout

Notes:

13) The recommended layout is based on the Typical Application Circuit section on page 40.

TYPICAL APPLICATION CIRCUITS

Figure 17: 4V to 16V Input and Quad-Output with External Divider

TYPICAL APPLICATION CIRCUITS *(continued)*

Figure 18: 4V to 16V Input, Dual-Output with Parallel Operation Mode

DEFAULT MTP CONFIGURATION

Table 3: 0000 Suffix Code Configuration

Table 4: 0000 Suffix Code Register Value

Table 5: 0001 Suffix Code Configuration

Table 6: 0001 Suffix Code Register Value

Table 7: 0002 Suffix Code Configuration

Table 8: 0002 Suffix Code Register Value

Table 9: 0003 Suffix Code Configuration

Table 10: 0003 Suffix Code Register Value

Table 11: 0004 Suffix Code Configuration

Table 12: 0004 Suffix Code Register Value

PACKAGE INFORMATION

LGA-33 (7mmx7mm)

RECOMMENDED LAND PATTERN

NOTICE: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.

MPM54304 Rev. 1.0 MonolithicPower.com **47** 11/6/2019 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved. Singel 3 | B-2550 Kontich | Belgium | Tel. +32 (0)3 458 30 33 | info@alcom.be | www.alcom.be a Alcom