



HT32F65732G

Datasheet

**32-Bit Arm® Cortex®-M0+ BLDC Microcontroller
with 3-channel 110 V Half-bridge Gate-Driver,
up to 32 KB Flash and 4 KB SRAM with 2 Msps ADC,
CMP, OPA, USART, UART, SPI, I²C, MCTM, GPTM,
SCTM, BFTM, CRC, LSTM, WDT, DIV and PDMA**



Revision: V1.00 Date: September 13, 2024

www.holtek.com

Table of Contents

1 General Description	6
2 Features	7
Core	7
On-Chip Memory	7
Flash Memory Controller – FMC.....	7
Reset Control Unit – RSTCU	8
Clock Control Unit – CKCU.....	8
Power Management Control Unit – PWRCU	8
Gate-Driver	9
External Interrupt/Event Controller – EXTI	9
Analog to Digital Converter – ADC	9
Operational Amplifier – OPA	10
Comparator – CMP.....	10
I/O Ports – GPIO.....	10
Motor Control Timer – MCTM	11
General-Purpose Timer – GPTM	11
Single Channel Timer – SCTM	12
Basic Function Timer – BFTM	12
Watchdog Timer – WDT.....	12
Low Speed Timer – LSTM	13
Inter-Integrated Circuit – I ² C	13
Serial Peripheral Interface – SPI	13
Universal Asynchronous Receiver Transmitter – UART	14
Universal Synchronous Asynchronous Receiver Transmitter – USART	14
Cyclic Redundancy Check – CRC	15
Peripheral Direct Memory Access – PDMA	15
Hardware Divider – DIV	16
Debug Support.....	16
Package and Operation Temperature	16
3 Overview	17
Device Information	17
Block Diagram	18
Memory Map	19
Clock Structure	22

4 Gate-Driver	23
Voltage Regulator	23
Bootstrap Circuit Operation	23
Gate-Driver Control Logic	25
Protection Function Operation	26
Component Selections.....	27
5 Pin Assignment.....	29
Internal Connection Signals.....	34
6 Application Circuits	35
7 Electrical Characteristics	36
Absolute Maximum Ratings	36
Recommended DC Operating Conditions	36
On-Chip LDO Voltage Regulator Characteristics.....	36
Power Consumption	37
Reset and Supply Monitor Characteristics.....	38
External Clock Characteristics	38
Internal Clock Characteristics	39
System PLL Characteristics.....	39
Memory Characteristics	40
I/O Port Characteristics.....	40
ADC Characteristics	41
Comparator Characteristics	42
Operational Amplifier Characteristics.....	43
MCTM/GPTM/SCTM Characteristics.....	43
Gate-Driver Characteristics	44
I ² C Characteristics	46
SPI Characteristics	47
8 Package Information	49
SAW Type 46-pin QFN (6.5mm × 4.5mm × 0.75mm) Outline Dimensions.....	50
48-pin LQFP-EP (7mm × 7mm) Outline Dimensions.....	51

List of Tables

Table 1. Features and Peripheral List	17
Table 2. Register Map	20
Table 3. Gate-Driver Operation Truth Table	26
Table 4. Protection Function Conditions	26
Table 5. Pin Assignment	31
Table 6. Pin Description	32
Table 7. Internal Connection Signal Lines	34
Table 8. Absolute Maximum Ratings	36
Table 9. Recommended DC Operating Conditions	36
Table 10. LDO Characteristics	36
Table 11. Power Consumption Characteristics	37
Table 12. V _{DD} Power Reset Characteristics	38
Table 13. LVD / BOD Characteristics	38
Table 14. High Speed External Clock (HSE) Characteristics	38
Table 15. High Speed Internal Clock (HSI) Characteristics	39
Table 16. Low Speed Internal Clock (LSI) Characteristics	39
Table 17. System PLL Characteristics	39
Table 18. Flash Memory Characteristics	40
Table 19. I/O Port Characteristics	40
Table 20. ADC Characteristics	41
Table 21. Comparator Characteristics	42
Table 22. Operational Amplifier Characteristics	43
Table 23. MCTM/GPTM/SCTM Characteristics	43
Table 24. Gate-Driver Characteristics	44
Table 25. I ² C Characteristics	46
Table 26. SPI Characteristics	47

List of Figures

Figure 1. Block Diagram	18
Figure 2. Memory Map.....	19
Figure 3. Clock Structure	22
Figure 4. Bootstrap Capacitor (C_B) Charging Current Path	24
Figure 5. Bootstrap Capacitor Charging Time (t_{BST}).....	24
Figure 6. Bootstrap Capacitor (C_B) Discharging Current Path	25
Figure 7. 6-Wire Control	25
Figure 8. Gate Voltage (V_{GS}) Rising Time (t_r) and Falling Time (t_f).....	27
Figure 9. 46-pin QFN Pin Assignment	29
Figure 10. 48-pin LQFP-EP Pin Assignment.....	30
Figure 11. Typical Application Circuit – 1-Shunt Current Sensing.....	35
Figure 12. ADC Sampling Network Model	42
Figure 13. Gate Drive Timing Diagram	45
Figure 14. I ² C Timing Diagram.....	46
Figure 15. SPI Timing Diagram – SPI Master Mode	48
Figure 16. SPI Timing Diagram – SPI Slave Mode with CPHA = 1.....	48

1 General Description

The Holtek HT32F65732G device is a high performance, low power consumption 32-bit microcontroller based around an Arm® Cortex®-M0+ processor core. The Cortex®-M0+ is a next-generation processor core which is tightly coupled with Nested Vectored Interrupt Controller (NVIC), SysTick timer and advanced debug support.

The device operates at a frequency of up to 60 MHz with a Flash accelerator to obtain maximum efficiency. It provides 32 KB of embedded Flash memory for code/data storage and 4 KB of embedded SRAM memory for system operation and application program usage. A variety of peripherals, such as Hardware Divider DIV, ADC, OPA, CMP, I²C, USART, UART, SPI, MCTM, GPTM, SCTM, BFTM, CRC-16/32, LSTM, WDT, PDMA, SW-DP (Serial Wire Debug Port), etc., are also implemented in the device. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The device also includes a gate-driver for 3-phase motor driving applications. The gate-driver has several internal protection functions and provides an integrated 5 V low quiescent current LDO which can provide power supply for external circuits.

The above features ensure that the device is suitable for use in a wide range of applications, especially in areas such as electric scooters, kitchen ventilators, vacuum cleaners, pumps, fans and so on.

arm CORTEX

2 Features

Core

- 32-bit Arm® Cortex®-M0+ processor core
- Up to 60 MHz operating frequency
- Single-cycle multiplication
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M0+ processor is a very low gate count, highly energy efficient processor that is intended for microcontroller and deeply embedded applications that require an area optimized, low-power processor. The processor is based on the ARMv6-M architecture and supports Thumb® instruction sets, single-cycle I/O ports, hardware multiplier and low latency interrupt response time.

On-Chip Memory

- 32 KB on-chip Flash memory for instruction/data and option byte storage
- 4 KB on-chip SRAM
- Supports multiple booting modes

The Arm® Cortex®-M0+ processor access and debug access share the single external interface to external AHB peripherals. The processor access takes priority over debug access. The maximum address range of the Cortex®-M0+ is 4 GB since it has a 32-bit bus address width. Additionally, a pre-defined memory map is provided by the Cortex®-M0+ processor to reduce the software complexity of repeated implementation by different device vendors. However, some regions are used by the Arm® Cortex®-M0+ system peripherals. Refer to the Arm® Cortex®-M0+ Technical Reference Manual for more information. Figure 2 in the Overview chapter shows the memory map of the HT32F65732G device, including code, SRAM, peripheral and other pre-defined regions.

Flash Memory Controller – FMC

- Flash accelerator to obtain maximum efficiency
- 32-bit word programming with In System Programming (ISP) and In Application Programming (IAP)
- Flash protection capability to prevent illegal access

The Flash Memory Controller, FMC, provides all the necessary functions and pre-fetch buffer for the embedded on-chip Flash Memory. Since the access speed of the Flash Memory is slower than the CPU, a wide access interface with a pre-fetch buffer is provided for the Flash Memory in order to reduce the CPU waiting time which will cause CPU instruction execution delays. Flash Memory word programming/page erase functions are also provided.

Reset Control Unit – RSTCU

- Supply supervisor
 - Power On Reset / Power Down Reset – POR / PDR
 - Brown-Out Detector – BOD
 - Programmable Low Voltage Detector – LVD

The Reset Control Unit, RSTCU, has three kinds of reset, a power on reset, a system reset and an APB unit reset. The power on reset, known as a cold reset, resets the full system during power up. A system reset resets the processor core and peripheral IP components with the exception of the SW-DP controller. The resets can be triggered by external signals, internal events and the reset generators.

Clock Control Unit – CKCU

- External 4 to 16 MHz crystal oscillator
- Internal 8 MHz RC oscillator trimmed to $\pm 2\%$ accuracy at 3.3 V operating voltage and 25 °C operating temperature
- Internal 32 kHz RC oscillator
- Integrated system clock PLL
- Independent clock divider and gating bits for peripheral clock sources

The Clock Control Unit, CKCU, provides a range of oscillator and clock functions. These include High Speed Internal RC oscillator (HSI), High Speed External crystal oscillator (HSE), Low Speed Internal RC oscillator (LSI), Phase Lock Loop (PLL), HSE clock monitor, clock prescaler, clock multiplexer, APB clock divider and gating circuitry. The clocks of AHB, APB and Cortex®-M0+ are derived from system clock (CK_SYS) which can come from HSI, HSE, LSI or system PLL. Watchdog Timer (WDT) and Low Speed Timer (LSTM) use the LSI as their clock source.

Power Management Control Unit – PWRCU

- V_{DD} power supply: 2.5 V to 5.5 V
- Integrated 1.5 V LDO regulator for MCU core, peripherals and memories power supply
- V_{DD} and V_{CORE} power domains
- Two power saving modes: Sleep and Deep-Sleep modes

Power consumption can be regarded as one of the most important issues for many embedded system applications. Accordingly the Power Control Unit, PWRCU, in the device provides two types of power saving modes which are the Sleep and Deep-Sleep modes. These operating modes reduce the power consumption and allow the application to achieve the best trade-off between the conflicting demands of CPU operating time, speed and power consumption.

Gate-Driver

- Operating Voltage: $V_{CC} = 6\text{ V} \sim 20\text{ V}$
- Maximum Motor Sustainable Voltage up to 110 V
- 3-Channel Half-Bridge Driver: Drive 3 High-Side and 3 Low-Side N-type MOSFETs
- Integrated 5 V LDO Regulator with 100 mA output drive current: V_{REG}
- Integrated Gate-Driver Power Supplies
 - High-Side Bootstrap Driving: Supports Up to 200 kHz PWM Operation
- Integrated 120 ns Fixed Dead Time Control
- High-side and Low-side gate-driver control
 - High-side: High active (INHx)
 - Low-side: Low active ($\overline{\text{INLx}}$)
- Protection Features
 - V_{CC} Under Voltage Lock-Out (VCC_UVLO)
 - V_{BSTx} Under Voltage Lock-Out (VBST_UVLO)
 - V_{REG} Under Voltage Lock-Out (VREG_UVLO)
 - Over Temperature Protection (OTP)

External Interrupt/Event Controller – EXTI

- Up to 16 EXTI lines with configurable trigger source and type
- All GPIO pins can be selected as EXTI trigger source
- Source trigger type includes high level, low level, negative edge, positive edge or both edges
- Individual interrupt enable, wakeup enable and status bits for each EXTI line
- Software interrupt trigger mode for each EXTI line
- Integrated deglitch filter for short pulse blocking

The External Interrupt/Event Controller, EXTI, comprises 16 edge detectors which can generate wake-up events or interrupt requests independently. Each EXTI line can also be masked independently.

Analog to Digital Converter – ADC

- 12-bit SAR ADC engine
- Up to 2 Msps conversion rate
- Up to 11 external analog input channels

A 12-bit multi-channel Analog to Digital Converter is integrated in the device. There are multiplexed channels, which include 11 external channels on which the external analog signal can be supplied and 3 internal channels. If the input voltage is required to remain within a specific threshold window, the ADC analog watchdog function will monitor and detect the signal. An interrupt will then be generated to inform the device that the input voltage is higher or lower than the set thresholds. There are three conversion modes to convert an analog signal to digital data. The A/D conversion can be operated in one shot, continuous and discontinuous conversion modes.

Operational Amplifier – OPA

- Fixed dedicated I/O pins
- Internal output paths to the A/D converter or comparator
- Input offset calibration
- 10-bit DAC offset voltage

Comparator – CMP

- Two rail-to-rail comparators
- Each comparator has configurable inverting or non-inverting inputs used for flexible voltage selection
 - Dedicated I/O pins
 - Internal voltage reference provided by 8-bit scaler – CMP0 only
 - Internal operational amplifier output
- Programmable hysteresis
- Programming response speed and power consumption
- Comparator output can be routed to I/O pin or to multiple timers or ADC trigger input
- 8-bit scaler can be configured to dedicated I/O for voltage reference
- Configurable inverting input from CMP0N, CMP1N or CVREF
- Interrupt generation capability with wakeup from Sleep or Deep Sleep mode through the EXTI controller

Two general purpose comparators are implemented within the device. They can be configured either as standalone comparators or combined with different kinds of peripheral IP. Each comparator is capable of asserting interrupts to the NVIC or waking up the MCU from the Sleep or Deep Sleep mode through the EXTI wakeup event management unit.

I/O Ports – GPIO

- Up to 26 GPIOs
- Port A, B, C are mapped to 16-line interrupts
- Almost all I/O pins have configurable output driving current

There are up to 26 General Purpose I/O pins, GPIO for the implementation of logic input/output functions. Each of the GPIO ports has a series of related control and configuration registers to maximize flexibility and to meet the requirements of a wide range of applications.

The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum functional flexibility on the package pins. The GPIO pins can be used as alternative functional pins by configuring the corresponding registers regardless of the input or output pins. The external interrupts on the GPIO pins of the device have related control and configuration registers in the External Interrupt Control Unit, EXTI.

Motor Control Timer – MCTM

- 16-bit up, down, up/down auto-reload counter
- Up to 4 independent channels
- 16-bit programmable prescaler that allows division of the prescaler clock source by any factor between 1 and 65536 to generate the counter clock frequency
- Input Capture function
- Compare Match Output
- PWM waveform generation with edge-aligned and center-aligned counting modes
- Single Pulse Mode Output
- Complementary outputs with programmable dead-time insertion
- Break input signals to assert the timer output signals in reset state or in a known fixed state

The Motor Control Timer, MCTM, consists of one 16-bit up/down-counter, four 16-bit Capture/Compare Registers (CCRs), one 16-bit Counter Reload Register (CRR), one 8-bit repetition counter and several control/status registers. It can be used for a variety of purposes which include input signal pulse width measurement, output waveform generation for signals such as compare match outputs, PWM outputs or complementary PWM outputs with dead-time insertion. The MCTM is capable of offering full functional support for motor control, hall sensor interfacing and break input.

General-Purpose Timer – GPTM

- 16-bit up, down, up/down auto-reload counter
- Up to 4 independent channels for each timer
- 16-bit programmable prescaler that allows division of the prescaler clock source by any factor between 1 and 65536 to generate the counter clock frequency
- Input Capture function
- Compare Match Output
- PWM waveform generation with edge-aligned and center-aligned counting modes
- Single Pulse Mode Output
- Encoder interface controller with two inputs using quadrature decoder and Pulse/Direction Mode
- Master/Slave mode controller

The General-Purpose Timer, GPTM, consists of one 16-bit up/down-counter, four 16-bit Capture/Compare Registers (CCRs), one 16-bit Counter Reload Register (CRR) and several control/status registers. It can be used for a variety of purposes including general timer, input signal pulse width measurement, output waveform generation such as single pulse generation or PWM outputs. The GPTM also supports an encoder interface using a quadrature decoder with two inputs.

Single Channel Timer – SCTM

- 16-bit auto-reload up-counter
- One channel for each timer
- 16-bit programmable prescaler that allows division of the prescaler clock source by any factor between 1 and 65536 to generate the counter clock frequency
- Input Capture function
- Compare Match Output
- PWM waveform generation with edge-aligned counting mode

The Single Channel Timer, SCTM, consists of one 16-bit up-counter, one 16-bit Capture/Compare Register (CCR), one 16-bit Counter-Reload Register (CRR) and several control/status registers. It can be used for a variety of purposes including general timer, input signal pulse width measurement or output waveform generation such as PWM outputs.

Basic Function Timer – BFTM

- 32-bit compare match up-counter – no I/O control features
- One shot mode – stops counting when compare match occurs
- Repetitive mode – restarts counter when compare match occurs

The Basic Function Timer, BFTM, is a simple 32-bit up-counting counter designed to measure time intervals, generate one shot pulses or generate repetitive interrupts. The BFTM can operate in two modes which are repetitive and one shot modes. In the repetitive mode, the counter is restarted at each compare match event. The BFTM also supports a one shot mode which will force the counter to stop counting when a compare match event occurs.

Watchdog Timer – WDT

- 12-bit down-counter with 3-bit prescaler
- Provides reset to the system
- Programmable watchdog timer window function
- Register write protection function

The Watchdog Timer is a hardware timing circuitry that can be used to detect a system lock-up due to software trapped in a deadlock. It includes a 12-bit count-down counter, a prescaler, a WDT delta value register, WDT operation control circuitry and a WDT protection mechanism. If the software does not reload the counter value before a Watchdog Timer underflow occurs, a reset will be generated when the counter underflows. In addition, a reset is also generated if the software reloads the counter before it reaches a delta value. It means that the counter reload must occur when the Watchdog timer value has a value within a limited window using a specific method. The Watchdog Timer counter can be stopped when the processor is in the debug mode. The register write protection function can be enabled to prevent an unexpected change in the Watchdog timer configuration.

Low Speed Timer – LSTM

- 24-bit up-counter with a programmable prescaler
- Alarm function
- Interrupt and wake-up control

The Low Speed Timer, LSTM, circuitry includes the APB interface, a 24-bit count-up counter, a control register, a prescaler, a compare register and a status register. The LSTM circuits are located in the V_{CORE} power domain. When the device enters the power-saving mode, the LSTM counter is used as a wake-up timer to let the system resume from the power saving mode.

Inter-Integrated Circuit – I²C

- Supports both master and slave modes with a frequency of up to 1 MHz
- Provides an arbitration function and clock synchronization
- Supports 7-bit and 10-bit addressing modes and general call addressing
- Supports slave multi-addressing mode using address mask function

The I²C module is an internal circuit allowing communication with an external I²C interface which is an industry standard two-wire serial interface used for connection to external hardware. These two serial lines are known as a serial data line SDA, and a serial clock line SCL. The I²C module provides three data transfer rates: 100 kHz in the Standard mode; 400 kHz in the Fast mode; 1 MHz in the Fast plus mode. The SCL period generation registers are used to set different kinds of duty cycle implementation for the SCL pulse.

The SDA line which is connected directly to the I²C bus is a bidirectional data line between the master and slave devices and is used for data transmission and reception. The I²C module also has an arbitration detection and clock synchronization function to prevent situations where more than one master attempts to transmit data to the I²C bus at the same time.

Serial Peripheral Interface – SPI

- Supports both master and slave modes
- Frequency of up to $(f_{PCLK}/2)$ MHz for the master mode and $(f_{PCLK}/3)$ MHz for the slave mode
- FIFO Depth: 8 levels
- Multi-master and multi-slave operation

The Serial Peripheral Interface, SPI, provides an SPI protocol data transmit and receive function in both master and slave modes. The SPI interface uses 4 pins, among which are serial data input and output lines MISO and MOSI, the clock line SCK, and the slave select line SEL. One SPI device acts as a master who controls the data flow using the SEL and SCK signals to indicate the start of the data communication and the data sampling rate. To receive the data bits, the streamlined data bits are latched on a specific clock edge and stored in the data register or in the RX FIFO. Data transmission is carried out in a similar way but with the reverse sequence. The mode fault detection provides a capability for multi-master applications.

Universal Asynchronous Receiver Transmitter – UART

- Asynchronous serial communication operating baud-rate clock frequency up to ($f_{\text{CLK}}/16$) MHz
- Full duplex communication
- Fully programmable serial communication characteristics including:
 - Word length: 7, 8 or 9-bit character
 - Parity: Even, odd or no-parity bit generation and detection
 - Stop bit: 1 or 2 stop bits generation
 - Bit order: LSB-first or MSB-first transfer
- Error detection: Parity, overrun and frame error

The Universal Asynchronous Receiver Transceiver, UART, provides a flexible full duplex data exchange using asynchronous transfer. The UART is used to translate data between parallel and serial interfaces, and is commonly used for RS232 standard communication. The UART peripheral function supports Line Status Interrupt. The software can detect a UART error status by reading the UART Status & Interrupt Flag Register, URSIFR. The status includes the type and the condition of transfer operations as well as several error conditions resulting from Parity, Overrun, Framing and Break events.

Universal Synchronous Asynchronous Receiver Transmitter – USART

- Supports both asynchronous and clocked synchronous serial communication modes
- Programmable baud rate clock frequency up to ($f_{\text{CLK}}/16$) MHz for asynchronous mode and ($f_{\text{CLK}}/8$) MHz for synchronous mode
- Full duplex communication
- Fully programmable serial communication characteristics including:
 - Word length: 7, 8 or 9-bit character
 - Parity: Even, odd or no-parity bit generation and detection
 - Stop bit: 1 or 2 stop bits generation
 - Bit order: LSB-first or MSB-first transfer
- Error detection: Parity, overrun and frame error
- Auto hardware flow control mode – RTS, CTS
- IrDA SIR encoder and decoder
- RS485 mode with output enable control
- FIFO Depth: 8-level for both receiver and transmitter

The Universal Synchronous Asynchronous Receiver Transceiver, USART, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. The USART is used to translate data between parallel and serial interfaces, and is commonly used for RS232 standard communication. The USART peripheral function supports four types of interrupt including Line Status Interrupt, Transmitter FIFO Empty Interrupt, Receiver Threshold Level Reaching Interrupt and Time Out Interrupt. The USART module includes an 8-level transmitter FIFO, (TX_FIFO) and an 8-level receiver FIFO (RX_FIFO). The software can detect a USART error status by reading USART Status & Interrupt Flag Register, USRSIFR. The status includes the type and the condition of the transfer operations as well as several error conditions resulting from Parity, Overrun, Framing and Break events.

Cyclic Redundancy Check – CRC

- Supports CRC16 polynomial: 0x8005,
 $X^{16} + X^{15} + X^2 + 1$
- Supports CCITT CRC16 polynomial: 0x1021,
 $X^{16} + X^{12} + X^5 + 1$
- Supports IEEE-802.3 CRC32 polynomial: 0x04C11DB7,
 $X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$
- Supports 1's complement, byte reverse & bit reverse operation on data and checksum
- Supports byte, half-word & word data size
- Programmable CRC initial seed value
- CRC computation executed in 1 AHB clock cycle for 8-bit data and 4 AHB clock cycles for 32-bit data
- Supports PDMA to complete a CRC computation of a block of memory

The CRC calculation unit is an error detection technique test algorithm and is used to verify data transmission or storage data correctness. A CRC calculation takes a data stream or a block of data as its input and generates a 16-bit or 32-bit output remainder. Ordinarily, a data stream is suffixed by a CRC code and used as a checksum when being sent or stored. Therefore, the received or restored data stream is calculated by the same generator polynomial as described above. If the new CRC code result does not match the one calculated earlier, that means the data stream contains a data error.

Peripheral Direct Memory Access – PDMA

- 6 channels with trigger source grouping
- 8-bit, 16-bit and 32-bit width data transfer
- Supports linear address, circular address and fixed address modes
- 4-level programmable channel priority
- Auto reload mode
- Supports trigger sources:
ADC, SPI, USART, UART, I²C, MCTM, GPTM, SCTM and software request

The Peripheral Direct Memory Access circuitry, PDMA, moves data between the peripherals and the system memory on the AHB bus. Each PDMA channel has a source address, destination address, block length and transfer count. The PDMA can exclude the CPU intervention and avoid interrupt service routine execution. It improves system performance as the software does not need to connect each data movement operation.

Hardware Divider – DIV

- Signed/unsigned 32-bit divider
- Calculate in 8 clock cycles, load in 1 clock cycle
- Division by zero error Flag

The divider is the truncated division and requires a software triggered start signal by controlling the “START” bit in the control register. The divider calculation complete flag will be set to 1 after 8 clock cycles, however, if the divisor register data is zero during the calculation, the division by zero error flag will be set to 1.

Debug Support

- Serial Wire Debug Port – SW-DP
- 4 comparators for hardware breakpoint or code / literal patch
- 2 comparators for hardware watch points

Package and Operation Temperature

- 46-pin QFN and 48-pin LQFP-EP packages
- Operation temperature range: -40 °C to 105 °C

3 Overview

Device Information

Table 1. Features and Peripheral List

Peripherals		HT32F65732G
Main Flash (KB)		31
Option Bytes Flash (KB)		1
SRAM (KB)		4
Timers	MCTM	1
	GPTM	1
	SCTM	4
	BFTM	2
	WDT	1
	LSTM	1
Communication	USART	1
	UART	1
	SPI	1
	I ² C	1
PDMA		6 Channels
Hardware Divider		1
CRC-16/32		1
EXTI		16
12-bit ADC		1
Number of channels		11 External Channels
Comparator		2
Operational Amplifier		1
Gate-Driver		1
GPIO		Up to 26
CPU frequency		Up to 60 MHz
Power supply (V _{CC})		6 V ~ 20 V
Operating voltage (V _{DD})		2.5 V ~ 5.5 V
5 V LDO output driving current		100 mA
Operating temperature		-40 °C ~ 105 °C
Package		46-pin QFN and 48-pin LQFP-EP

Block Diagram




Figure 1. Block Diagram

Memory Map




Figure 2. Memory Map

Table 2. Register Map

Start Address	End Address	Peripheral	Bus
0x4000_0000	0x4000_0FFF	USART	APB
0x4000_1000	0x4000_1FFF	UART	
0x4000_2000	0x4000_3FFF	Reserved	
0x4000_4000	0x4000_4FFF	SPI	
0x4000_5000	0x4000_FFFF	Reserved	
0x4001_0000	0x4001_0FFF	ADC	
0x4001_1000	0x4001_7FFF	Reserved	
0x4001_8000	0x4001_8FFF	OPA	
0x4001_9000	0x4002_1FFF	Reserved	
0x4002_2000	0x4002_2FFF	AFIO	
0x4002_3000	0x4002_3FFF	Reserved	
0x4002_4000	0x4002_4FFF	EXTI	
0x4002_5000	0x4002_BFFF	Reserved	
0x4002_C000	0x4002_CFFF	MCTM	
0x4002_D000	0x4003_3FFF	Reserved	
0x4003_4000	0x4003_4FFF	SCTM0	
0x4003_5000	0x4003_5FFF	SCTM2	
0x4003_6000	0x4004_7FFF	Reserved	
0x4004_8000	0x4004_8FFF	I ² C	
0x4004_9000	0x4005_7FFF	Reserved	
0x4005_8000	0x4005_8FFF	CMP0 & CMP1	
0x4005_9000	0x4006_7FFF	Reserved	
0x4006_8000	0x4006_8FFF	WDT	
0x4006_9000	0x4006_9FFF	Reserved	
0x4006_A000	0x4006_AFFF	LSTM & PWRCU	
0x4006_B000	0x4006_DFFF	Reserved	
0x4006_E000	0x4006_EFFF	GPTM	
0x4006_F000	0x4007_3FFF	Reserved	
0x4007_4000	0x4007_4FFF	SCTM1	
0x4007_5000	0x4007_5FFF	SCTM3	
0x4007_6000	0x4007_6FFF	BFTM0	
0x4007_7000	0x4007_7FFF	BFTM1	
0x4007_8000	0x4007_FFFF	Reserved	

Start Address	End Address	Peripheral	Bus
0x4008_0000	0x4008_1FFF	FMC	AHB
0x4008_2000	0x4008_7FFF	Reserved	
0x4008_8000	0x4008_9FFF	CKCU & RSTCU	
0x4008_A000	0x4008_BFFF	CRC	
0x4008_C000	0x4008_FFFF	Reserved	
0x4009_0000	0x4009_1FFF	PDMA	
0x4009_2000	0x400A_FFFF	Reserved	
0x400B_0000	0x400B_1FFF	GPIOA	
0x400B_2000	0x400B_3FFF	GPIOB	
0x400B_4000	0x400B_5FFF	GPIOC	
0x400B_6000	0x400C_9FFF	Reserved	
0x400C_A000	0x400C_BFFF	DIV	
0x400C_C000	0x400F_FFFF	Reserved	

Clock Structure




Figure 3. Clock Structure

4 Gate-Driver

The device includes a 3-channel gate-driver, which can be used for external high-side and low-side N-channel MOSFET driving. It includes a 5 V LDO, 3-channel high-side and low-side gate-driver circuits. The gate-driver also has four protection functions, which are Power Supply Input Under Voltage Lock-Out, 5 V LDO Output Under Voltage Lock-Out, Bootstrap Output Under Voltage Lock-Out and Over Temperature Protection, to avoid abnormal output situations.

The input signals of INHx, $\overline{\text{INLx}}$ and EN are input to the control logic which will determine the high-side and low-side gate-driver outputs. The INHx and EN each have an internal pull-down resistor and the $\overline{\text{INLx}}$ has an internal pull-up resistor. Additionally, there is a fixed dead time insertion when switching between the high-side and low-side gate driving to avoid short-circuit between V_M and ground. When the INHx or $\overline{\text{INLx}}$ input signal pulse width is less than $t_{\text{ON_MIN}}$, the gate drive voltage $V_{(\text{GHx,SHx})}$ or $V_{(\text{GLx,LSS})}$ can not output.

The gate-driver output voltage will vary with the power supply. The gate-driver provides 1.5 A peak source current and 2.5 A peak sink current when V_{CC} is 15 V. Either high-side and low-side gate has an internal hold-off resistor in order to avoid error conduction of external power MOSFET due to interference when the power is off.

The gate-driver also has integrated bootstrap diodes for bootstrap circuit implementation, allowing reduced system component requirements.

Voltage Regulator

The integrated 5 V LDO can supply power for both internal and external circuits, with a output current over 100 mA. The LDO will act as a fully turned on switch when the power supply V_{CC} is less than 5 V, in which condition its output voltage is almost equal to the power supply if there is no load.

Bootstrap Circuit Operation

The gate-driver uses 3 sets of bootstrap circuits as floating power supplies to power the high-side gate-driver circuits.

Each set of bootstrap circuit is composed of an external bootstrap capacitor, C_B , and an internal bootstrap diode, D_{BOOT} . The charging current path of the bootstrap capacitor in common applications is shown in Figure 4. The bootstrap capacitor is charged after the low-side power MOSFET is turned on. After the gate-driver is enabled, an input command of $\text{INHx} = \overline{\text{INLx}} = '0'$ should be arranged before switching to the high-side power MOSFET for the first time, so that the low-side power MOSFET will be turned on for a period of time to charge the bootstrap capacitor. As shown in Figure 5, the high-side gate-driver output could not be controlled by inputs until the bootstrap capacitor has been charged exceeding the bootstrap under voltage lock-out threshold, $V_{\text{BST_UVLO+}}$. It is recommended to charge the bootstrap capacitor to the steady-state voltage of V_1 before proceeding. The equation for estimating the charging time t_{BST} of the bootstrap capacitor is as follows:

$$t_{\text{BST}}(\text{ms}) > 1.1 \times C_B(\mu\text{F}) \div 2.2$$

Where C_B is the bootstrap capacitance. The larger the capacitance, the longer it will take to charge. For example, the charging time t_{BST} should be at least 1.5 ms for a capacitance of 2.2 μF . After the charging is completed, the bootstrap voltage will reach the steady-state voltage V_1 , as shown in Figure 5. The V_1 will change along with power supply V_{CC} , and the V_1 is calculated as follows:

$$V_1 = V_{\text{CC}} - 1.5 \text{ V}$$




Figure 4. Bootstrap Capacitor (C_B) Charging Current Path




Figure 5. Bootstrap Capacitor Charging Time (t_{BST})

The charge stored in the bootstrap capacitor, C_B , is discharged during the high-side gate-driver output and the internal bootstrap diode, D_{BOOT} , is used to avoid current backflow, as shown in Figure 6. When discharging, pay attention to whether the bootstrap capacitance value is sufficient. If the bootstrap capacitance value is too small, it will affect the high-side gate driving capability. Refer to the “Component Selections” chapter for the bootstrap capacitance recommendation.




Figure 6. Bootstrap Capacitor (C_B) Discharging Current Path

Gate-Driver Control Logic

As a gate-driver for driving high-side and low-side N-channel MOSFETs, the control signals are input from EN, INHx, INLx. Usually a 6-wire input control method is used, where the dead time width is determined by the control signals but has a minimum value equal to the fixed dead time designed in the device.




Figure 7. 6-Wire Control

Both high-side and low-side gate-driver outputs are controlled by the EN, INHx and $\overline{\text{INLx}}$ input signals. For example, the on/off true table of the external N-channel power MOSFETs is shown as follows.

Table 3. Gate-Driver Operation Truth Table

EN	INHx	$\overline{\text{INLx}}$	GHx-to-SHx	GLx-to-LSS	External High-Side Power MOSFET	External Low-Side Power MOSFET
0	X	X	L	L	OFF	OFF
1	0	0	L	H	OFF	ON
1	0	1	L	L	OFF	OFF
1	1	0	L	L	OFF	OFF
1	1	1	H	L	ON	OFF

Protection Function Operation

When the device operates in an abnormal situation, such as a Power Supply Input Under Voltage Lock-Out, Bootstrap Output Under Voltage Lock-Out, 5 V LDO Output Under Voltage Lock-Out or Over Temperature Protection condition has occurred, it will activate the corresponding protection mechanism to turn off the affected N-channel power MOSFET. The protection mechanisms are summarized below.

Table 4. Protection Function Conditions

Protection	Protection Entry Condition	Protection Reaction			Release Condition
		GHx-to-SHx	GLx-to-LSS	Bootstrap Function	
VCC_UVLO	$V_{CC} < V_{CC_UVLO-}$	L	L	Disable	$V_{CC} \geq V_{CC_UVLO+}$
VBST_UVLO	$V_{(BSTx,SHx)} < V_{BST_UVLO-}$	L	—	Keep Active	$V_{(BSTx,SHx)} \geq V_{BST_UVLO+}$
VREG_UVLO	$V_{REG} < V_{REG_UVLO-}$	L	L	Disable	$V_{REG} \geq V_{REG_UVLO+}$
OTP	$T_j > T_{SHD}$	L	L	Disable	$T_j \leq T_{REC}$

Power Supply Input Under Voltage Lock-Out – VCC_UVLO

This integrated protection function is to avoid unstable gate-driver output when the power supply voltage falls to a certain low level. During V_{CC} power-on period, both high-side and low-side power MOSFETs are turned off before the power supply voltage reaching the threshold V_{CC_UVLO+} . When the power supply voltage is greater than V_{CC_UVLO+} , the gate-driver outputs are determined by the input signals. If the power supply voltage falls below the under voltage lock-out threshold V_{CC_UVLO-} , both high-side and low-side power MOSFETs will remain off.

Bootstrap Output Under Voltage Lock-Out – VBST_UVLO

This integrated protection function is to avoid that when the bootstrap capacitor is insufficiently charged, the output voltage of the high-side gate-driver will be insufficient making the high-side power MOSFET fully turned on. When the bootstrap output voltage is larger than the threshold V_{BST_UVLO+} , the high-side gate-driver output is determined by the input signals. If the bootstrap output voltage falls below the under voltage lock-out threshold V_{BST_UVLO-} , the high-side power MOSFET will remain off.

5 V LDO Output Under Voltage Lock-Out – VREG_UVLO

When the internal 5 V LDO output voltage, V_{REG} , is too low, the integrated 5 V LDO output under voltage lock-out function will be activated to avoid unstable signals input from the external controller. After V_{REG} exceeds the threshold V_{REG_UVLO+} , the gate-driver output is determined by the input signals. If V_{REG} is less than the under voltage lock-out threshold V_{REG_UVLO-} , both high-side and low-side power MOSFETs will remain off.

Over Temperature Protection – OTP

If the internal junction temperature of the gate-driver exceeds the limit threshold T_{SHD} , the high-side and low-side power MOSFETs will be turned off until the junction temperature drops below the recovery temperature level, T_{REC} , at which the gate-driver output is determined by the input signals.

Component Selections

Gate Resistor Circuit

The main function of the gate resistors, R_{G1} , R_{G2} , R_{G3} and R_{G4} , is to reduce the vibration of U, V, W output voltages and reduce the EMI noise generation. Adjusting R_{G1} and R_{G3} controls the on time of the high-side and low-side switches, adjusting R_{G2} and R_{G4} controls the off time of the high-side and low-side switches. The gate resistors are optional and can be used according to the requirements.

It is recommended to select the gate resistance value according to the desired gate voltage rising time (t_r) or falling time (t_f), which are shown in Figure 8. R_{G1} , R_{G2} , R_{G3} and R_{G4} , if used, are recommended to have a typical value of $10 \Omega \sim 200 \Omega$. It is recommended to use a 1N4148 switch diode for both D_{G1} and D_{G2} .




Figure 8. Gate Voltage (V_{GS}) Rising Time (t_r) and Falling Time (t_f)

Bootstrap Capacitor

The power stored in the bootstrap capacitor, C_B , services as a floating power supply for the high-side gate-driver circuit. Generally speaking, the bootstrap capacitance value is recommended to be more than 50 times the input power capacitance value of the high-side power MOSFET, and is recommended to be at least $2.2 \mu F$.

Current Sensing Resistors

The current sensing resistor, R_S , turns the current flowing through it into a voltage for the controller to detect. The current sensing resistor is optional and can be used according to the requirements. It is recommended that the current sensing resistors be used when the cross voltage is less than 0.5 V.

Pay attention to the power that the current sensing resistor can withstand, P_{RS} , which is calculated by $P_{RS} = R_S \times I_{RMS}^2$, where R_S is the resistance value, I_{RMS} is the effective value of the current flowing through the resistor. The package of the current sensing resistor should be selected based on the power calculated above.

Gate-Driver Supply Capacitor

The power supply regulator capacitor, C_1 , can reduce input voltage fluctuation. It is recommended to use at least a 10 μF capacitor.

Power Supply Bypass Capacitor

When the board power supply is mains, the power supply bypass capacitor, C_2 , can filter out the high-frequency noise input from the power supply. It is recommended to use a 0.1 μF capacitor. This capacitor is optional and can be used according to the requirements.

RC Snubbers

In order to prevent the 3-channel U, V, W output voltages from vibrating too much and to reduce EMI, an RC snubber circuit composed of R_{SN} and C_{SN} can be used to reduce the peak value and frequency of the vibration. R_{SN} and C_{SN} should be designed based on the actual board parasitic inductance and parasitic resistance. The capacitor and resistor are optional and can be used according to requirements.

Motor Supply Capacitor

The motor power supply capacitor, C_4 , can absorb the current that is fed back to the V_M power supply when the motor is running, and can also provide a transient power for motor to compensate for the power response speed or the influence of external wire length.

LDO Output Capacitor

The LDO output regulator capacitor, C_3 , can reduce the voltage ripple of the LDO output. It is recommended to use at least a 2.2 μF capacitor.

Voltage Clamp Circuit

When a large negative SHx transient occurs, in order to prevent IC damage or malfunction, a voltage clamp circuit can be used to reduce the negative SHx spike. It is recommended to use a 2.2 Ω resistor, R_{SH} , and a SR2200 schottky diode, D_{SH} .

5 Pin Assignment





Figure 9. 46-pin QFN Pin Assignment

5 Pin Assignment



5 Pin Assignment

Figure 10. 48-pin LQFP-EP Pin Assignment

Table 5. Pin Assignment

Package		Alternate Function Mapping															
48 LQFP-EP	46 QFN	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
		System Default	GPIO	ADC	N/A	GPTM /MCTM	SPI	USART /UART	I ² C	CMP /OPA	SCTM	N/A	N/A	N/A	MCTM	N/A	System Other
1	46	PA0		ADC_IN5				USR_RTS			SCTM0						
2	1	PA1		ADC_IN6				USR_RX	I2C_SCL		SCTM1						
3	2	PA2		ADC_IN7		MT_BRK0	SPI_SCK	USR_CTS		CMP00							
4	3	PA3		ADC_IN8		MT_BRK1	SPI_MISO	USR_TX	I2C_SDA	CMP0N							
5	4	PA4					SPI_SEL	UR_TX	I2C_SCL	CMP0P	SCTM2						
6	5	PA5					SPI_MOSI	UR_RX	I2C_SDA		SCTM3						
7	6	PA6								OPAP							
8	7	PA7				GT_CH0				OPAN	SCTM2						
9	8	PC4				GT_CH1	SPI_MOSI	USR_TX		OPAO							
10	9	PC5		ADC_IN9		GT_CH2	SPI_MISO	USR_RX			SCTM0						
11		PC6		ADC_IN10		GT_CH3	SPI_SEL	USR_RTS									
12		PC7		ADC_IN11			SPI_SCK	USR_CTS			SCTM3						
13	10	CLDO															
14	11	VDD/VDDA															
15	12	VSS/VSSA															
16	13	nRST															
17		PB10						UR_RX	I2C_SCL								
18		PB11						UR_TX	I2C_SDA								
19	14	XTALIN	PB13			MT_CH3		USR_RTS									
20	15	XTALOUT	PB14			MT_BRK0	SPI_SCK	USR_CTS			SCTM1						
21	16	SWDIO	PA13					UR_TX	I2C_SDA								
22	17	SWCLK	PA12					UR_RX	I2C_SCL								
23		PA8				GT_CH0	SPI_SCK	USR_TX	I2C_SCL		SCTM0						
24	18	PA9_BOOT				GT_CH3	SPI_SEL	USR_RX	I2C_SDA								CKOUT
25	20	LSS															
26	21	GLC															
27	22	GLB															
28	23	GLA															
30	25	SHC															
31	26	GHC															
32	27	BSTC															
34	29	SHB															
35	30	GHB															
36	31	BSTB															
37	33	SHA															

Package		Alternate Function Mapping															
48 LQFP-EP	46 QFN	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
		System Default	GPIO	ADC	N/A	GPTM /MCTM	SPI	USART /UART	I ² C	CMP /OPA	SCTM	N/A	N/A	N/A	MCTM	N/A	System Other
38	34	GHA															
39	35	BSTA															
41	37	VCC															
42	38	VREG															
43	39	PB4				MT_CH2	SPI_SEL	UR_TX			SCTM3				MT_CH2N		
44	40	PC1				MT_BRK0	SPI_MOSI	UR_RX		CMP10	SCTM0						
	41	PC2		ADC_IN0		MT_CH3	SPI_MISO				SCTM1						
45	42	PC3		ADC_IN1		GT_CH3				CMP1N							
46	43	PB6		ADC_IN2		GT_CH2			I2C_SCL	CMP1P2	SCTM2						
47	44	PB7		ADC_IN3		GT_CH1			I2C_SDA	CMP1P1							
48	45	PB8		ADC_IN4		GT_CH0		UR_TX		CMP1P0	SCTM3						
29, 33, 40	19, 24, 28, 32, 36	NC															

Table 6. Pin Description

Pin Number		Pin Name	Type ⁽¹⁾	I/O Structure ⁽²⁾	Output Driving	Description
48 LQFP-EP	46 QFN					Default Function (AF0)
1	46	PA0	AI/O	5V	4/8/12/16 mA	PA0
2	1	PA1	AI/O	5V	4/8/12/16 mA	PA1
3	2	PA2	AI/O	5V	4/8/12/16 mA	PA2
4	3	PA3	AI/O	5V	4/8/12/16 mA	PA3
5	4	PA4	AI/O	5V	4/8/12/16 mA	PA4, this pin provides a UART_TX function in the Boot loader mode
6	5	PA5	AI/O	5V	4/8/12/16 mA	PA5, this pin provides a UART_RX function in the Boot loader mode
7	6	PA6	AI/O	5V	4/8/12/16 mA	PA6
8	7	PA7	AI/O	5V	4/8/12/16 mA	PA7
9	8	PC4	AI/O	5V	4/8/12/16 mA	PC4
10	9	PC5	AI/O	5V	4/8/12/16 mA	PC5
11		PC6	AI/O	5V	4/8/12/16 mA	PC6
12		PC7	AI/O	5V	4/8/12/16 mA	PC7
13	10	CLDO	P	—	—	Core power LDO V _{CORE} output It must be connected a 2.2 μF capacitor as close as possible between this pin and VSS
14	11	VDD/VDDA	P	—	—	Digital and analog voltage input
15	12	VSS/VSSA	P	—	—	Ground reference voltage
16	13	nRST ⁽³⁾	I	5V_PU	—	External reset pin
17		PB10 ⁽³⁾	I/O (V _{DD})	5V	4/8/12/16 mA	PB10
18		PB11 ⁽³⁾	I/O (V _{DD})	5V	4/8/12/16 mA	PB11

Pin Number		Pin Name	Type ⁽¹⁾	I/O Structure ⁽²⁾	Output Driving	Description
48 LQFP-EP	46 QFN					Default Function (AF0)
19	14	PB13	AI/O	5V	4/8/12/16 mA	XTALIN
20	15	PB14	AI/O	5V	4/8/12/16 mA	XTALOUT
21	16	PA13	I/O	5V_PU	4/8/12/16 mA	SWDIO
22	17	PA12	I/O	5V_PU	4/8/12/16 mA	SWCLK
23		PA8	I/O	5V	4/8/12/16 mA	PA8
24	18	PA9	I/O	5V_PU	4/8/12/16 mA	PA9_BOOT
25	20	LSS	I	—	—	Low-side source connection for phase A, B and C. Connect to ground of power stage.
26	21	GLC	O	—	—	Low-side gate drive phase C
27	22	GLB	O	—	—	Low-side gate drive phase B
28	23	GLA	O	—	—	Low-side gate drive phase A
30	25	SHC	I	—	—	High-side source connection phase C
31	26	GHC	O	—	—	High-side gate drive phase C
32	27	BSTC	O	—	—	Bootstrap output phase C
34	29	SHB	I	—	—	High-side source connection phase B
35	30	GHB	O	—	—	High-side gate drive phase B
36	31	BSTB	O	—	—	Bootstrap output phase B
37	33	SHA	I	—	—	High-side source connection phase A
38	34	GHA	O	—	—	High-side gate drive phase A
39	35	BSTA	O	—	—	Bootstrap output phase A
41	37	VCC	P	—	—	VCC power supply input
42	38	VREG	P	—	—	Supplied from VCC. Regulated 5 V output. Always active
43	39	PB4	I/O	5V	4/8/12/16 mA	PB4
44	40	PC1	AI/O	5V	4/8/12/16 mA	PC1
	41	PC2	AI/O	5V	4/8/12/16 mA	PC2
45	42	PC3	AI/O	5V	4/8/12/16 mA	PC3
46	43	PB6	AI/O	5V	4/8/12/16 mA	PB6
47	44	PB7	AI/O	5V	4/8/12/16 mA	PB7
48	45	PB8	AI/O	5V	4/8/12/16 mA	PB8
29, 33, 40	19, 24, 28, 32, 36	NC	—	—	—	No connected

Note: 1. I = Input, O = Output, A = Analog Port, P = Power Supply, V_{DD} = V_{DD} Power.

2. 5V = 5 V operation I/O type, PU = Pull-up.

3. These pins are located at the V_{DD} power domain.

4. The EP which means the thermally enhanced Exposed Pad on the packages must be connected to ground.

5. In the Boot loader mode, the UART interface is available for communication.


Internal Connection Signals

The MCU generated signals such as the MCTM channel outputs have been internally connected to the gate-driver inputs for control purpose. The connections are listed in the following table and the related control registers should be configured correctly using application program.

Table 7. Internal Connection Signal Lines

MCU Signal Name	Connected Gate-Driver Signal Name	Description
PC9 / MT_CH0 (MCTM)	INHA	Control input for high-side gate drive phase A, high active. The MCU AFIO setting should be AF4 to select the MCTM pin function.
PC8 / MT_CH0N (MCTM)	$\overline{\text{INLA}}$	Control input for low-side gate drive phase A, low active. The MCU AFIO setting should be AF4 to select the MCTM pin function.
PB1 / MT_CH1 (MCTM)	INH B	Control input for high-side gate drive phase B, high active. The MCU AFIO setting should be AF4 to select the MCTM pin function.
PB0 / MT_CH1N (MCTM)	$\overline{\text{INLB}}$	Control input for low-side gate drive phase B, low active. The MCU AFIO setting should be AF4 to select the MCTM pin function.
PA15 / MT_CH2 (MCTM)	INHC	Control input for high-side gate drive phase C, high active. The MCU AFIO setting should be AF4 to select the MCTM pin function.
PA14 / MT_CH2N (MCTM)	$\overline{\text{INLC}}$	Control input for low-side gate drive phase C, low active. The MCU AFIO setting should be AF4 to select the MCTM pin function.
PC12	EN	Gate-Driver enable pin. When EN='0', in its internal circuits, only 5 V V_{REG} keeps active. The MCU AFIO setting should be AF0 to select the General Purpose Input/Output pin function.

6 Application Circuits



Note: The maximum voltages of US, VS and WS should be less than 0.7 V.

Figure 11. Typical Application Circuit – 1-Shunt Current Sensing

7 Electrical Characteristics

Absolute Maximum Ratings

The following table shows the absolute maximum ratings of the device. These are stress ratings only. Stresses beyond absolute maximum ratings may cause permanent damage to the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 8. Absolute Maximum Ratings

Parameter	Value	Unit
SHx	-2 (< 1 μ s) to 110	V
BSTx, GHx	-0.3 to 135	V
VCC, GLx, V _(BSTx,SHx) , V _(GHx,SHx)	-0.3 to 25	V
VREG, INHx, INLx, EN	-0.3 to 7.0	V
Operating Ambient Temperature Range	-40 to 105	°C
Maximum Junction Temperature	160	°C
Storage Temperature Range	-60 to 150	°C
Lead Temperature (Soldering 10s)	260	°C
ESD Susceptibility	Human Body Model	\pm 2000
	Machine Model	\pm 200
Junction-to-Ambient Thermal Resistance, θ_{JA}	48LQFP-EP	50
	46QFN	28.6

Note: For the SHx, BSTx, GHx, GLx, INHx and INLx, where “x” stands for A, B or C.

Recommended DC Operating Conditions

Table 9. Recommended DC Operating Conditions

T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{CC}	Power Supply Voltage	—	6	—	20	V
V _{DD}	Operating Voltage	—	2.5	5	5.5	V
V _{DDA}	Analog Operating Voltage	—	2.5	5	5.5	V

On-Chip LDO Voltage Regulator Characteristics

Table 10. LDO Characteristics

T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{LDO}	Internal Regulator Output Voltage	V _{DD} \geq 2.5 V Regulator input @ I _{LDO} = 35 mA and voltage variation = \pm 5 %, After trimming	1.425	1.5	1.57	V
I _{LDO}	Output Current	V _{DD} = 2.5 V Regulator input @ V _{LDO} = 1.5 V	—	30	35	mA
C _{LDO}	External Filter Capacitor Value for Internal Core Power Supply	The capacitor value is dependent on the core power current consumption	1	2.2	—	μ F

Power Consumption

Table 11. Power Consumption Characteristics

T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I _{DD}	Supply Current (Run Mode)	V _{DD} = 5.0 V, HSI = 8 MHz, PLL = 60 MHz, f _{HCLK} = 60 MHz, f _{PCLK} = 60 MHz, all peripherals enabled	—	16.76	—	mA
		V _{DD} = 5.0 V, HSI = 8 MHz, PLL = 60 MHz, f _{HCLK} = 60 MHz, f _{PCLK} = 60 MHz, all peripherals disabled	—	7.54	—	mA
		V _{DD} = 5.0 V, HSI = 8 MHz, PLL = 40 MHz, f _{HCLK} = 40 MHz, f _{PCLK} = 40 MHz, all peripherals enabled	—	13.9	—	mA
		V _{DD} = 5.0 V, HSI = 8 MHz, PLL = 40 MHz, f _{HCLK} = 40 MHz, f _{PCLK} = 40 MHz, all peripherals disabled	—	7.69	—	mA
		V _{DD} = 5.0 V, HSI = 8 MHz, PLL = 20 MHz, f _{HCLK} = 20 MHz, f _{PCLK} = 20 MHz, all peripherals enabled	—	6.56	—	mA
		V _{DD} = 5.0 V, HSI = 8 MHz, PLL = 20 MHz, f _{HCLK} = 20 MHz, f _{PCLK} = 20 MHz, all peripherals disabled	—	3.44	—	mA
		V _{DD} = 5.0 V, HSI = 8 MHz, PLL off, f _{HCLK} = 8 MHz, f _{PCLK} = 8 MHz, all peripherals enabled	—	2.69	—	mA
		V _{DD} = 5.0 V, HSI = 8 MHz, PLL off, f _{HCLK} = 8 MHz, f _{PCLK} = 8 MHz, all peripherals disabled	—	1.43	—	mA
		V _{DD} = 5.0 V, HSI off, PLL off, LSI on, f _{HCLK} = 32 kHz, f _{PCLK} = 32 kHz, all peripherals enabled	—	34.6	—	μA
		V _{DD} = 5.0 V, HSI off, PLL off, LSI on, f _{HCLK} = 32 kHz, f _{PCLK} = 32 kHz, all peripherals disabled	—	29.6	—	μA
	Supply Current (Sleep Mode)	V _{DD} = 5.0 V, HSI = 8 MHz, PLL = 60 MHz, f _{HCLK} = 0 MHz, f _{PCLK} = 60 MHz, all peripherals enabled	—	11.22	—	mA
		V _{DD} = 5.0 V, HSI = 8 MHz, PLL = 60 MHz, f _{HCLK} = 0 MHz, f _{PCLK} = 60 MHz, all peripherals disabled	—	1.19	—	mA
		V _{DD} = 5.0 V, HSI = 8 MHz, PLL = 40 MHz, f _{HCLK} = 0 MHz, f _{PCLK} = 40 MHz, all peripherals enabled	—	7.63	—	mA
		V _{DD} = 5.0 V, HSI = 8 MHz, PLL = 40 MHz, f _{HCLK} = 0 MHz, f _{PCLK} = 40 MHz, all peripherals disabled	—	0.94	—	mA
		V _{DD} = 5.0 V, HSI = 8 MHz, PLL = 20 MHz, f _{HCLK} = 0 MHz, f _{PCLK} = 20 MHz, all peripherals enabled	—	4.16	—	mA
		V _{DD} = 5.0 V, HSI = 8 MHz, PLL = 20 MHz, f _{HCLK} = 0 MHz, f _{PCLK} = 20 MHz, all peripherals disabled	—	0.73	—	mA
		V _{DD} = 5.0 V, HSI = 8 MHz, PLL off, f _{HCLK} = 0 MHz, f _{PCLK} = 8 MHz, all peripherals enabled	—	1.72	—	mA
		V _{DD} = 5.0 V, HSI = 8 MHz, PLL off, f _{HCLK} = 0 MHz, f _{PCLK} = 8 MHz, all peripherals disabled	—	0.35	—	mA
	Supply Current (Deep-Sleep Mode)	V _{DD} = 5.0 V, all clock off (HSE/HSI), LDO in low power mode, LSI on, LSTM on	—	25	—	μA

Note: 1. HSE means high speed external oscillator. HSI means 8 MHz high speed internal oscillator.
2. LSI means 32 kHz low speed internal oscillator.
3. Code = while (1) { 208 NOP } executed in Flash.

Reset and Supply Monitor Characteristics

Table 12. V_{DD} Power Reset Characteristics

T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{POR}	Power On Reset Threshold (Rising Voltage on V _{DD})	T _A = -40 °C ~ 105 °C	2.22	2.35	2.48	V
V _{PDR}	Power Down Reset Threshold (Falling Voltage on V _{DD})		2.09	2.20	2.33	V
V _{PORHYST}	POR Hysteresis	—	—	150	—	mV
t _{POR}	Reset Delay Time	V _{DD} = 5.0 V	—	0.1	0.2	ms

Note: 1. Data based on characterization results only, not tested in production.

2. If the LDO is turned on, the V_{DD} POR has to be in the de-assertion condition. When the V_{DD} POR is in the assertion state then the LDO will be turned off.

Table 13. LVD / BOD Characteristics

T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit	
V _{BOD}	Voltage of Brown-Out Detection	After factory-trimmed V _{DD} Falling edge	2.37	2.45	2.53	V	
V _{LVD}	Voltage of Low Voltage Detection	V _{DD} Falling edge	LVDS = 000	2.57	2.65	2.73	V
			LVDS = 001	2.77	2.85	2.93	V
			LVDS = 010	2.97	3.05	3.13	V
			LVDS = 011	3.17	3.25	3.33	V
			LVDS = 100	3.37	3.45	3.53	V
			LVDS = 101	4.15	4.25	4.35	V
			LVDS = 110	4.35	4.45	4.55	V
			LVDS = 111	4.55	4.65	4.75	V
V _{LVDHST}	LVD Hysteresis	V _{DD} = 5.0 V	—	100	—	mV	
t _{suLVD}	LVD Setup Time	V _{DD} = 5.0 V	—	—	5	μs	
t _{aiLVD}	LVD Active Delay Time	V _{DD} = 5.0 V	—	—	—	ms	
I _{DDLVD}	Operation Current ⁽²⁾	V _{DD} = 5.0 V	—	10	20	μA	

Note: 1. Data based on characterization results only, not tested in production.

2. Bandgap current is not included.

3. LVDS field is in the PWRCU LVDCSR register.

External Clock Characteristics

Table 14. High Speed External Clock (HSE) Characteristics

T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{DD}	Operation Voltage Range	—	2.5	—	5.5	V
f _{HSE}	HSE Frequency	—	4	—	16	MHz
C _L	Load Capacitance	V _{DD} = 5.0 V, R _{ESR} = 100 Ω @ 16 MHz	—	—	22	pF
R _{FHSE}	Internal Feedback Resistor between XTALIN and XTALOUT pins	—	—	0.5	—	MΩ

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
R _{ESR}	Equivalent Series Resistance	V _{DD} = 5.0 V, C _L = 12 pF @ 16 MHz, HSEGAIN = 0	—	—	160	Ω
		V _{DD} = 2.5 V, C _L = 12 pF @ 16 MHz, HSEGAIN = 1	—	—	160	Ω
D _{HSE}	HSE Oscillator Duty Cycle	—	40	—	60	%
I _{DDHSE}	HSE Oscillator Current Consumption	V _{DD} = 5.0 V @ 16 MHz	—	TBD	—	mA
I _{PWDHSE}	HSE Oscillator Power Down Current	V _{DD} = 5.0 V	—	—	0.01	μA
t _{SUHSE}	HSE Oscillator Startup Time	V _{DD} = 5.0 V	—	—	4	ms

Internal Clock Characteristics

Table 15. High Speed Internal Clock (HSI) Characteristics

T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{DD}	Operation Voltage Range	T _A = -40 °C ~ 105 °C	2.5	—	5.5	V
f _{HSI}	HSI Frequency	V _{DD} = 5.0 V @ 25 °C	—	8	—	MHz
ACC _{HSI}	Factory Calibrated HSI Oscillator Frequency Accuracy	V _{DD} = 5.0 V, T _A = 25 °C	-2	—	+2	%
		V _{DD} = 2.5 V ~ 5.5 V T _A = -20 °C ~ 85 °C	-3	—	+3	%
		V _{DD} = 2.5 V ~ 5.5 V T _A = 85 °C ~ 105 °C or T _A = -40 °C ~ -20 °C	-3.5	—	+3.5	%
Duty	Duty Cycle	f _{HSI} = 8 MHz	35	—	65	%
I _{DDHSI}	Oscillator Supply Current	f _{HSI} = 8 MHz	—	300	500	μA
	Power Down Current		—	—	0.05	
t _{SUHSI}	HSI Oscillator Startup Time	f _{HSI} = 8 MHz	—	—	10	μs

Table 16. Low Speed Internal Clock (LSI) Characteristics

T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{DD}	Operation Voltage Range	—	2.5	—	5.5	V
f _{LSI}	LSI Frequency	V _{DD} = 5.0 V, T _A = -40 °C ~ 105 °C	21	32	43	kHz
ACC _{LSI}	LSI Frequency Accuracy	After factory-trimmed, V _{DD} = 5.0 V, T _A = 25 °C	-10	—	+10	%
I _{DDL SI}	LSI Oscillator Operating Current	V _{DD} = 5.0 V, T _A = 25 °C	—	0.4	0.8	μA
t _{SULSI}	LSI Oscillator Startup Time	V _{DD} = 5.0 V, T _A = 25 °C	—	—	100	μs

System PLL Characteristics

Table 17. System PLL Characteristics

T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
f _{PLLIN}	System PLL Input Clock	—	4	—	16	MHz
f _{CK_PLL}	System PLL Output Clock	—	16	—	60	MHz
t _{LOCK}	System PLL Lock Time	—	—	200	—	μs

Memory Characteristics

Table 18. Flash Memory Characteristics

$T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
N_{ENDU}	Number of Guaranteed Program / Erase Cycles before failure (Endurance)	$T_A = -40\text{ }^\circ\text{C} \sim 105\text{ }^\circ\text{C}$	10	—	—	K cycles
t_{RET}	Data Retention Time	$T_A = -40\text{ }^\circ\text{C} \sim 105\text{ }^\circ\text{C}$	10	—	—	Years
t_{PROG}	Word Programming Time	$T_A = -40\text{ }^\circ\text{C} \sim 105\text{ }^\circ\text{C}$	20	—	—	μs
t_{ERASE}	Page Erase Time	$T_A = -40\text{ }^\circ\text{C} \sim 105\text{ }^\circ\text{C}$	2	—	—	ms
t_{MERASE}	Mass Erase Time	$T_A = -40\text{ }^\circ\text{C} \sim 105\text{ }^\circ\text{C}$	10	—	—	ms

I/O Port Characteristics

Table 19. I/O Port Characteristics

$T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit	
I_{IL}	Low Level Input Current	5.0 V I/O	$V_I = V_{\text{SS}}$, On-chip pull-up resistor disabled	—	—	3	μA
		Reset pin		—	—	3	
I_{IH}	High Level Input Current	5.0 V I/O	$V_I = V_{\text{DD}}$, On-chip pull-down resistor disabled	—	—	3	μA
		Reset pin		—	—	3	
V_{IL}	Low Level Input Voltage	5.0 V I/O	—	—	$0.35 V_{\text{DD}}$	V	
		Reset pin	-0.5	—	$0.35 V_{\text{DD}}$		
V_{IH}	High Level Input Voltage	5.0 V I/O	$0.65 V_{\text{DD}}$	—	$V_{\text{DD}} + 0.5$	V	
		Reset pin	$0.65 V_{\text{DD}}$	—	$V_{\text{DD}} + 0.5$		
V_{HYS}	Schmitt Trigger Input Voltage Hysteresis	5.0 V I/O	—	$0.12 V_{\text{DD}}$	—	mV	
		Reset pin	—	$0.12 V_{\text{DD}}$	—		
I_{OL}	Low Level Output Current (GPIO Sink Current)	5.0 V I/O 4 mA drive, $V_{\text{OL}} = 0.4\text{ V}$	4	—	—	mA	
		5.0 V I/O 8 mA drive, $V_{\text{OL}} = 0.4\text{ V}$	8	—	—		
		5.0 V I/O 12 mA drive, $V_{\text{OL}} = 0.4\text{ V}$	12	—	—		
		5.0 V I/O 16 mA drive, $V_{\text{OL}} = 0.4\text{ V}$	16	—	—		
		V_{DD} Domain I/O drive @ $V_{\text{DD}} = 5.0\text{ V}$, $V_{\text{OL}} = 0.4\text{ V}$, PB10, PB11	4	—	—		
I_{OH}	High Level Output Current (GPIO Source Current)	5.0 V I/O 4 mA drive, $V_{\text{OH}} = V_{\text{DD}} - 0.4\text{ V}$	4	—	—	mA	
		5.0 V I/O 8 mA drive, $V_{\text{OH}} = V_{\text{DD}} - 0.4\text{ V}$	8	—	—		
		5.0 V I/O 12 mA drive, $V_{\text{OH}} = V_{\text{DD}} - 0.4\text{ V}$	12	—	—		
		5.0 V I/O 16 mA drive, $V_{\text{OH}} = V_{\text{DD}} - 0.4\text{ V}$	16	—	—		
		V_{DD} Domain I/O drive @ $V_{\text{DD}} = 5.0\text{ V}$, $V_{\text{OH}} = V_{\text{DD}} - 0.4\text{ V}$, PB10, PB11	—	—	2		
V_{OL}	Low Level Output Voltage	5.0 V 4 mA drive I/O, $I_{\text{OL}} = 4\text{ mA}$	—	—	0.4	V	
		5.0 V 8 mA drive I/O, $I_{\text{OL}} = 8\text{ mA}$	—	—	0.4		
		5.0 V 12 mA drive I/O, $I_{\text{OL}} = 12\text{ mA}$	—	—	0.4		
		5.0 V 16 mA drive I/O, $I_{\text{OL}} = 16\text{ mA}$	—	—	0.4		

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{OH}	High Level Output Voltage	5.0 V 4 mA drive I/O, I _{OH} = 4 mA	V _{DD} - 0.4	—	—	V
		5.0 V 8 mA drive I/O, I _{OH} = 8 mA	V _{DD} - 0.4	—	—	
		5.0 V 12 mA drive I/O, I _{OH} = 12 mA	V _{DD} - 0.4	—	—	
		5.0 V 16 mA drive I/O, I _{OH} = 16 mA	V _{DD} - 0.4	—	—	
R _{PU}	Internal Pull-up Resistor	5.0 V I/O, V _{DD} = 5.0 V	—	60	—	kΩ
R _{PD}	Internal Pull-down Resistor	5.0 V I/O, V _{DD} = 5.0 V	—	60	—	kΩ

ADC Characteristics

Table 20. ADC Characteristics

T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{DDA}	A/D Converter Operating Voltage	—	2.5	5.0	5.5	V
V _{ADCIN}	A/D Converter Input Voltage Range	—	0	—	V _{REF+}	V
V _{REF+}	A/D Converter Reference Voltage	—	—	V _{DDA}	V _{DDA}	V
I _{ADC}	A/D Converter Operating Current	V _{DDA} = 5.0 V	—	0.85	1	mA
I _{ADC_DN}	Power Down Current Consumption	V _{DDA} = 5.0 V	—	—	0.1	μA
f _{ADC}	A/D Converter Clock Frequency	—	0.7	—	32	MHz
f _s	Sampling Rate	—	0.05	—	2	Msp/s
t _{DL}	Data Latency	—	—	12.5	—	1/f _{ADC} Cycles
t _{s&H}	Sampling & Hold Time	—	—	3.5	—	1/f _{ADC} Cycles
t _{ADCCONV}	A/D Converter Conversion Time	ADST[7:0] = 2	—	16	—	1/f _{ADC} Cycles
R _I	Input Sampling Switch Resistance	—	—	—	1	kΩ
C _I	Input Sampling Capacitance	No pin/pad capacitance included	—	16	—	pF
t _{SU}	Startup Time	—	—	—	1	μs
N	Resolution	—	—	12	—	bits
INL	Integral Non-linearity Error	f _s = 750 ksp/s, V _{DDA} = 5.0 V	—	—	±2	LSB
DNL	Differential Non-linearity Error	f _s = 750 ksp/s, V _{DDA} = 5.0 V	—	—	±1	LSB
E _O	Offset Error	—	—	—	±10	LSB
E _G	Gain Error	—	—	—	±10	LSB

Note: 1. Data based on characterization results only, not tested in production.

- The figure below shows the equivalent circuit of the A/D Converter Sample-and-Hold input stage where C_I is the storage capacitor, R_I is the resistance of the sampling switch and R_S is the output impedance of the signal source V_S. Normally the sampling phase duration is approximately, 3.5/f_{ADC}. The capacitance, C_I, must be charged within this time frame and it must be ensured that the voltage at its terminals becomes sufficiently close to V_S for accuracy. To guarantee this, R_S is not allowed to have an arbitrarily large value.




Figure 12. ADC Sampling Network Model

The worst case occurs when the extremities of the input range (0 V and V_{REF}) are sampled consecutively. In this situation a sampling error below $\frac{1}{4}$ LSB is ensured by using the following equation:

$$R_s < \frac{3.5}{f_{ADC} C_I \ln(2^{N+2})} - R_I$$

Where f_{ADC} is the ADC clock frequency and N is the ADC resolution ($N = 12$ in this case). A safe margin should be considered due to the pin/pad parasitic capacitances, which are not accounted for in this simple model.

If, in a system where the A/D Converter is used, there are no rail-to-rail input voltage variations between consecutive sampling phases, R_s may be larger than the value indicated by the equation above.

Comparator Characteristics

Table 21. Comparator Characteristics

$T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{DDA}	Operating Voltage	Comparator mode	2.5	5.0	5.5	V
V_{IN}	Input Common Mode Voltage Range	CP or CN	V_{SSA}	—	V_{DDA}	V
V_{IOS}	Input Offset Voltage ⁽¹⁾	—	-15	—	15	mV
V_{HYS}	Input Hysteresis $V_{DDA} = 5.0\text{ V}$	No hysteresis, CMPHM [1:0] = 00	—	0	—	mV
		Low hysteresis, CMPHM [1:0] = 01	—	30	—	mV
		Middle hysteresis, CMPHM [1:0] = 10	—	60	—	mV
		High hysteresis, CMPHM [1:0] = 11	—	100	—	mV
t_{RT}	Response Time Input Overdrive = $\pm 100\text{ mV}$	High Speed Mode				ns
			$V_{DDA} \geq 2.7\text{ V}$	—	50	
			$V_{DDA} < 2.7\text{ V}$	—	100	250
		Low Speed Mode	—	2	5	μs
I_{CMP}	Current Consumption $V_{DDA} = 5.0\text{ V}$	High Speed Mode	—	180	—	μA
		Low Speed Mode	—	30	—	μA
t_{CMPST}	Comparator Startup Time	Comparator enabled to output valid	—	—	50	μs
I_{CMP_DN}	Power Down Supply Current	CMPEN = 0, CVREN = 0, CVROE = 0	—	—	0.1	μA

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Comparator Voltage Reference (CVR)						
V_{CVR}	Output Range	—	V_{SSA}	—	V_{DDA}	V
N_{Bits}	CVR Scaler Resolution	—	—	8	—	bits
t_{CVRST}	Settling Time	CVR Scaler Settling Time from CVRVAL = "00000000" to "11111111"	—	—	100	μs
I_{CVR}	Current Consumption $V_{DDA} = 5.0 V$	CVREN = 1, CVROE = 0	—	65	—	μA
		CVREN = 1, CVROE = 1	—	80	110	μA

Note: Data based on characterization results only, not tested in production.

Operational Amplifier Characteristics

Table 22. Operational Amplifier Characteristics

$T_A = 25^\circ C$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{DDA}	Operating Voltage	OPA mode	3.0	5.0	5.5	V
I_{OPA_DN}	Power Down Current	—	—	—	0.1	μA
I_{OPA}	Operating Current	$V_{DD} = 5V$	—	800	—	μA
V_{OS}	Input Offset Voltage	Without calibration (OOF[4:0] = 10000B)	-15	—	15	mV
		With calibration	-2	—	2	
V_{OR}	Maximum Output Voltage Range	—	$V_{SS} + 0.2$	—	$V_{DD} - 0.2$	V
I_{OS}	Input Offset Current	$V_{IN} = 1/2 V_{CM}$	—	1	10	nA
PSRR	Power Supply Rejection Ratio	—	—	60	—	dB
CMRR	Common Mode Rejection Ratio	$V_{CM} = 0 \sim V_{DD} - 1.4$	—	60	—	dB
SR	Slew Rate+, Slew Rate-	$R_L = 100 k\Omega, C_L = 50 pF$	—	6	—	V/ μs
GBW	Gain Band Width	$R_L = 100 k\Omega, C_L = 50 pF$	—	6	—	MHz
A_{OL}	Open Loop Gain	$R_L = 100 k\Omega, C_L = 50 pF$	60	80	—	dB
PM	Phase Margin	$R_L = 100 k\Omega, C_L = 50 pF$	50	60	—	Deg
V_{CM}	Common Mode Voltage Range	—	V_{SS}	—	$V_{DD} - 1.4$	V

MCTM/GPTM/SCTM Characteristics

Table 23. MCTM/GPTM/SCTM Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
f_{TM}	Timer Clock Source for MCTM, GPTM and SCTM	—	—	—	f_{PCLK}	MHz
t_{RES}	Timer Resolution Time	—	1	—	—	$1/f_{TM}$
f_{EXT}	External Signal Frequency on Channel 0 ~ 3	—	—	—	1/2	f_{TM}
RES	Timer Resolution	—	—	—	16	bits

Gate-Driver Characteristics

Table 24. Gate-Driver Characteristics

$V_{CC} = 15\text{ V}$, $C1 = 10\text{ }\mu\text{F}$, $C3 = 2.2\text{ }\mu\text{F}$, $C_B = 2.2\text{ }\mu\text{F}$ and $T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Power Supply / Regulators						
V_{CC}	Supply Voltage	—	6	—	20	V
I_{CC}	Supply Standby Current	EN = '1', V_{REG} with no load, (SHx = GND)	—	300	400	μA
$I_{CC(SLP)}$	Supply Sleep Current	EN = '0' (Only V_{REG} is active with no load)	—	—	8	μA
V_{REG}	VREG Output Voltage	$I_{LOAD} = 1\text{ mA}$	4.9	5.0	5.1	V
$I_{LOAD}^{(1)}$	VREG Output Current	$V_{CC} = 6\text{ V} \sim 20\text{ V}$ (without thermal limited)	100	—	—	mA
ΔV_{REG}	VREG Load Regulation	$I_{LOAD} = 0 \sim 50\text{ mA}$	—	15	—	mV
$\frac{\Delta V_{REG}}{\Delta V_{CC} \times V_{REG}}$	VREG Linear Regulation	$V_{CC} = 6\text{ V} \sim 16\text{ V}$	—	0.1	0.2	%/V
$\frac{\Delta V_{REG}}{\Delta T_A \times V_{REG}}$	VREG Temperature Coefficient	$I_{LOAD} = 1\text{ mA}$, $T_A = -40\text{ }^\circ\text{C} \sim 105\text{ }^\circ\text{C}$	—	± 100	—	ppm / $^\circ\text{C}$
PSRR	VREG Power Supply Rejection Ratio	$I_{LOAD} = 30\text{ mA}$	—	60	—	dB
Noise	VREG Output Noise	$I_{LOAD} = 30\text{ mA}$, BW = 10 ~ 100 kHz	—	50	—	μV_{RMS}
Bootstrap						
I_{BST}	Current Consumption from BST	INHx = '1' and INLx = '1'	—	70	100	μA
I_{BSTC}	Bootstrap Charging Current	$V_{CC} = 20\text{ V}$ (SHx = GND), Force $V_{BST} = 0\text{ V}$	20	25	30	mA
		$V_{CC} = 15\text{ V}$ (SHx = GND), Force $V_{BST} = 0\text{ V}$	15	20	25	mA
Gate-Driver (GHx, SHx, GLx)						
I_{DRV}	High-Side and Low-Side Gate Peak Source Current	$R_{DRV} = \text{open}$, $C_{GS} = 300\text{ nF}$	—	1500	—	mA
I_{DRVN}	High-Side and Low-Side Gate Peak Sink Current	$R_{DRV} = \text{open}$, $C_{GS} = 300\text{ nF}$	—	2500	—	mA
t_{DEAD}	Dead Time	—	—	120	200	ns
t_{DEAD_MIS}	Dead Time Mismatch	Dead time difference between rising and falling edges	—	50	—	ns
$t_{ON-MIN}^{(2)}$	Minimum Input Pulse Width	—	250	—	—	ns
t_{PD}	Propagation Delay	INHx to GHx and INLx to GLx transition (No connected capacitor with GHx / GLx)	—	200	250	ns
t_{PD_MIS}	High-Side / Low-Side Propagation Delay Mismatch	Propagation delay difference between different phase or different side	—	50	—	ns
R_{OFF1}	Low-Side Gate Hold-off Resistor	GLx to LSS	—	200	—	k Ω
R_{OFF2}	High-Side Gate Hold-off Resistor	GHx to SHx	—	400	—	k Ω

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Protections						
V_{CC_UVLO+}	V_{CC} Turn On Level	V_{CC} rises, $\overline{INLx} = '0'$	—	4.5	5	V
V_{CC_UVLO-}	V_{CC} Turn Off Level	V_{CC} falls, $\overline{INLx} = '0'$	3.5	4	—	V
V_{REG_UVLO+}	V_{REG} Turn On Level	V_{REG} rises	—	—	4.0	V
V_{REG_UVLO-}	V_{REG} Turn Off Level	V_{REG} falls	3.5	—	—	V
V_{BST_UVLO+}	$V_{(BSTx,SHx)}$ Turn On Level	$V_{(BSTx,SHx)}$ rises, $INHx = '1'$	—	—	3.5	V
V_{BST_UVLO-}	$V_{(BSTx,SHx)}$ Turn Off Level	$V_{(BSTx,SHx)}$ falls, $INHx = '1'$	3	—	—	V
T_{SHD}	Thermal Shutdown Threshold	—	—	150	—	°C
T_{REC}	Thermal Recovery Temperature	—	—	125	—	°C
Control Logic						
V_{IL}	Input Logic Low Voltage	$V_{REG}=5V$, $INHx$, \overline{INLx} , EN	—	—	1.0	V
V_{IH}	Input Logic High Voltage	$V_{REG}=5V$, $INHx$, \overline{INLx} , EN	2.3	—	—	V
R_{PD1}	Input Logic Pull-down Resistor 1	$INHx$	—	100	—	k Ω
R_{PD2}	Input Logic Pull-down Resistor 2	EN	—	15	—	k Ω
R_{PU}	Input Logic Pull-up Resistor	\overline{INLx}	—	100	—	k Ω

Note: 1. Output current standard: the output voltage might keep a 2 % voltage drop compared to the original output voltage for a 1 mA load current.
2. When the $INHx$ or \overline{INLx} input signal pulse width is less than t_{ON_MIN} , the gate drive voltage $V_{(GHx,SHx)}$ or $V_{(GLx,LSS)}$ can not output.




Figure 13. Gate Drive Timing Diagram

I²C Characteristics

Table 25. I²C Characteristics

Symbol	Parameter	Standard Mode		Fast Mode		Fast Plus Mode		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
f _{SCL}	SCL Clock Frequency	—	100	—	400	—	1000	kHz
t _{SCL(H)}	SCL Clock High Time	4.5	—	1.125	—	0.45	—	μs
t _{SCL(L)}	SCL Clock Low Time	4.5	—	1.125	—	0.45	—	μs
t _{FALL}	SCL and SDA Fall Time	—	1.3	—	0.34	—	0.135	μs
t _{RISE}	SCL and SDA Rise Time	—	1.3	—	0.34	—	0.135	μs
t _{SU(SDA)}	SDA Data Setup Time	500	—	125	—	50	—	ns
t _{H(SDA)}	SDA Data Hold Time	0	—	0	—	0	—	ns
t _{SU(STA)}	START Condition Setup Time	500	—	125	—	50	—	ns
t _{H(STA)}	START Condition Hold Time	0	—	0	—	0	—	ns
t _{SU(STO)}	STOP Condition Setup Time	500	—	125	—	50	—	ns

Note: 1. Data based on characterization results only, not tested in production.

2. To achieve 100 kHz standard mode, the peripheral clock frequency must be higher than 2 MHz.

3. To achieve 400 kHz fast mode, the peripheral clock frequency must be higher than 8 MHz.

4. To achieve 1 MHz fast plus mode, the peripheral clock frequency must be higher than 20 MHz.

5. The above characteristic parameters of the I²C bus timing are based on: SEQFILTER = 01 and COMBFILTEREN=0 that COMB filter is disabled.




Figure 14. I²C Timing Diagram

SPI Characteristics

Table 26. SPI Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
SPI Master Mode						
f_{SCK}	SPI Master Output SCK Clock Frequency	Master mode SPI peripheral clock frequency f_{PCLK}	—	—	$f_{PCLK}/2$	MHz
$t_{SCK(H)}$ $t_{SCK(L)}$	SCK Clock High and Low Time	—	$t_{SCK}/2 - 2$	—	$t_{SCK}/2 + 1$	ns
$t_{V(MO)}$	Data Output Valid Time	—	—	—	5	ns
$t_{H(MO)}$	Data Output Hold Time	—	2	—	—	ns
$t_{SU(MI)}$	Data Input Setup Time	—	5	—	—	ns
$t_{H(MI)}$	Data Input Hold Time	—	5	—	—	ns
SPI Slave Mode						
f_{SCK}	SPI Slave Input SCK Clock Frequency	Slave mode SPI peripheral clock frequency f_{PCLK}	—	—	$f_{PCLK}/3$	MHz
$Duty_{SCK}$	SPI Slave Input SCK Clock Duty Cycle	—	30	—	70	%
$t_{SU(SEL)}$	SEL Enable Setup Time	—	$3 \times t_{PCLK}$	—	—	ns
$t_{H(SEL)}$	SEL Enable Hold Time	—	$2 \times t_{PCLK}$	—	—	ns
$t_{A(SO)}$	Data Output Access Time	—	—	—	$3 \times t_{PCLK}$	ns
$t_{DIS(SO)}$	Data Output Disable Time	—	—	—	10	ns
$t_{V(SO)}$	Data Output Valid Time	—	—	—	25	ns
$t_{H(SO)}$	Data Output Hold Time	—	15	—	—	ns
$t_{SU(SI)}$	Data Input Setup Time	—	5	—	—	ns
$t_{H(SI)}$	Data Input Hold Time	—	4	—	—	ns

Note: 1. f_{SCK} is SPI output/input clock frequency and $t_{SCK} = 1/f_{SCK}$.

2. f_{PCLK} is SPI peripheral clock frequency and $t_{PCLK} = 1/f_{PCLK}$.




Figure 15. SPI Timing Diagram – SPI Master Mode




Figure 16. SPI Timing Diagram – SPI Slave Mode with CPHA = 1


8 Package Information

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the [Holtek website](#) for the latest version of the [Package/Carton Information](#).

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information


SAW Type 46-pin QFN (6.5mm × 4.5mm × 0.75mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	0.028	0.030	0.031
A1	0.000	0.001	0.002
A3	0.008 REF		
b	0.006	0.008	0.010
D	0.256 BSC		
E	0.177 BSC		
e	0.016 BSC		
D2	0.197	—	0.205
E2	0.118	—	0.126
L	0.014	0.016	0.018
K	0.008	—	—

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	0.203 REF		
b	0.15	0.20	0.25
D	6.50 BSC		
E	4.50 BSC		
e	0.40 BSC		
D2	5.00	—	5.20
E2	3.00	—	3.20
L	0.35	0.40	0.45
K	0.20	—	—

48-pin LQFP-EP (7mm × 7mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A		0.354 BSC	
B		0.276 BSC	
C		0.354 BSC	
D		0.276 BSC	
E		0.020 BSC	
D2	0.170	—	0.211
E2	0.170	—	0.211
F	0.007	0.009	0.011
G	0.053	0.055	0.057
H	—	—	0.063
I	0.002	—	0.006
J	0.018	0.024	0.030
K	0.004	—	0.008
α	0°	—	7°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A		9.00 BSC	
B		7.00 BSC	
C		9.00 BSC	
D		7.00 BSC	
E		0.50 BSC	
D2	4.31	—	5.36
E2	4.31	—	5.36
F	0.17	0.22	0.27
G	1.35	1.40	1.45
H	—	—	1.60
I	0.05	—	0.15
J	0.45	0.60	0.75
K	0.09	—	0.20
α	0°	—	7°



Copyright© 2024 by HOLTEK SEMICONDUCTOR INC. All Rights Reserved.

The information provided in this document has been produced with reasonable care and attention before publication, however, HOLTEK does not guarantee that the information is completely accurate. The information contained in this publication is provided for reference only and may be superseded by updates. HOLTEK disclaims any expressed, implied or statutory warranties, including but not limited to suitability for commercialization, satisfactory quality, specifications, characteristics, functions, fitness for a particular purpose, and non-infringement of any third-party's rights. HOLTEK disclaims all liability arising from the information and its application. In addition, HOLTEK does not recommend the use of HOLTEK's products where there is a risk of personal hazard due to malfunction or other reasons. HOLTEK hereby declares that it does not authorise the use of these products in life-saving, life-sustaining or safety critical components. Any use of HOLTEK's products in life-saving/sustaining or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold HOLTEK harmless from any damages, claims, suits, or expenses resulting from such use. The information provided in this document, including but not limited to the content, data, examples, materials, graphs, and trademarks, is the intellectual property of HOLTEK (and its licensors, where applicable) and is protected by copyright law and other intellectual property laws. No license, express or implied, to any intellectual property right, is granted by HOLTEK herein. HOLTEK reserves the right to revise the information described in the document at any time without prior notice. For the latest information, please contact us.