



HT32F61141

Datasheet

**32-Bit Arm® Cortex®-M0+ 5V USB Smart Card Reader Microcontroller,
64 KB Flash and 16 KB SRAM with USB, UART, SPI, I²C,
GPTM, SCTM, BFTM, SCI, CRC, RTC and WDT**



Singel 3 | B-2550 Kontich | Belgium | Tel. +32 (0)3 458 30 33
info@alcom.be | www.alcom.be
Rivium 1e straat 52 | 2909 LE Capelle aan den IJssel | The Netherlands
Tel. +31 (0)10 288 25 00 | info@alcom.nl | www.alcom.nl

Revision: V0.00 Date: September 05, 2022

www.holtek.com

Table of Contents

1 General Description.....	6
2 Features.....	7
Core	7
On-Chip Memory	7
Flash Memory Controller – FMC.....	7
Reset Control Unit – RSTCU	8
Clock Control Unit – CKCU	8
Power Control Unit – PWRCU	8
External Interrupt/Event Controller – EXTI	9
I/O Ports – GPIO.....	9
General-Purpose Timer – GPTM	9
Single Channel Timer – SCTM	10
Basic Function Timer – BFTM	10
Watchdog Timer – WDT.....	10
Real Time Clock – RTC	11
Inter-integrated Circuit – I ² C	11
Serial Peripheral Interface – SPI	11
Universal Asynchronous Receiver Transmitter – UART	12
Smart Card Interface – SCI	12
Cyclic Redundancy Check – CRC	13
Universal Serial Bus Device Controller – USB	13
Debug Support.....	14
Package and Operation Temperature.....	14
3 Overview.....	15
Device Information.....	15
Block Diagram	16
Memory Map	17
Clock Structure	20
4 Pin Assignment.....	21
5 Electrical Characteristics.....	28
Absolute Maximum Ratings	28
Recommended DC Operating Conditions	28
On-Chip LDO Voltage Regulator Characteristics.....	28
On-Chip USB Voltage Regulator Characteristics	29
On-Chip Card Voltage Regulator Characteristics	30

Power Consumption	31
Reset and Supply Monitor Characteristics.....	32
External Clock Characteristics.....	33
Internal Clock Characteristics	34
System PLL Characteristics.....	35
Memory Characteristics	35
I/O Port Characteristics.....	35
GPTM / SCTM Characteristics	36
I ² C Characteristics	37
SPI Characteristics	38
USB Characteristics.....	40
6 Package Information	41
SAW Type 32-pin QFN (4mm × 4mm × 0.75mm) Outline Dimensions	42
SAW Type 46-pin QFN (6.5mm × 4.5mm × 0.75mm) Outline Dimensions.....	43
48-pin LQFP (7mm × 7mm) Outline Dimensions.....	44

List of Tables

Table 1. Features and Peripheral List	15
Table 2. Register Map	18
Table 3. Pin Assignment	24
Table 4. Pin Description	26
Table 5. Absolute Maximum Ratings.....	28
Table 6. Recommended DC Operating Conditions.....	28
Table 7. LDO Characteristics	28
Table 8. USB Voltage Regulator Characteristics.....	29
Table 9. Card Voltage Regulator Characteristics	30
Table 10. Power Consumption Characteristics	31
Table 11. V _{DD} Power Reset Characteristics.....	32
Table 12. LVD/BOD Characteristics	32
Table 13. High Speed External Clock (HSE) Characteristics	33
Table 14. Low Speed External Clock (LSE) Characteristics	33
Table 15. High Speed Internal Clock (HSI) Characteristics	34
Table 16. Low Speed Internal Clock (LSI) Characteristics.....	34
Table 17. System PLL Characteristics	35
Table 18. Flash Memory Characteristics.....	35
Table 19. I/O Port Characteristics	35
Table 20. GPTM / SCTM Characteristics	36
Table 21. I ² C Characteristics.....	37
Table 22. SPI Characteristics.....	38
Table 23. USB DC Electrical Characteristics	40
Table 24. USB AC Electrical Characteristics.....	40

List of Figures

Figure 1. Block Diagram	16
Figure 2. Memory Map.....	17
Figure 3. Clock Structure	20
Figure 4. 32-pin QFN Pin Assignment	21
Figure 5. 46-pin QFN Pin Assignment	22
Figure 6. 48-pin LQFP Pin Assignment.....	23
Figure 7. I ² C Timing Diagram.....	37
Figure 8. SPI Timing Diagram – SPI Master Mode.....	39
Figure 9. SPI Timing Diagram – SPI Slave Mode with CPHA = 1.....	39
Figure 10. USB Signal Rise Time, Fall Time and Cross-Point Voltage (V_{CRS}) Definition	40

1 General Description

The Holtek HT32F61141 device is high performance, low power consumption 32-bit microcontrollers based around an Arm® Cortex®-M0+ processor core. The Cortex®-M0+ is a next-generation processor core which is tightly coupled with Nested Vectored Interrupt Controller (NVIC), SysTick timer, and including advanced debug support.

The device operates at a frequency of up to 48 MHz with a Flash accelerator to obtain maximum efficiency. It provides up to 64 KB of embedded Flash memory for code/data storage and 16 KB of embedded SRAM memory for system operation and application program usage. A variety of peripherals, such as I²C, UART, SPI, SCI, GPTM, SSTM, BFTM, CRC-16/32, RTC, WDT, USB2.0 and SW-DP (Serial Wire Debug Port), etc., are also implemented in the device. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features ensure that the device is suitable for use in a wide range of applications, especially in areas such as Smart Card Reader, STB, POS and so on.

2 Features

Core

- 32-bit Arm® Cortex®-M0+ processor core
- Up to 48 MHz operating frequency
- Single-cycle multiplication
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M0+ processor is a very low gate count, highly energy efficient processor that is intended for microcontroller and deeply embedded applications that require an area optimized, low-power processor. The processor is based on the ARMv6-M architecture and supports Thumb® instruction sets, single-cycle I/O ports, hardware multiplier and low latency interrupt respond time.

On-Chip Memory

- 64 KB on-chip Flash memory for instruction/data and option storage
- 16 KB on-chip SRAM
- Supports multiple booting modes

The Arm® Cortex®-M0+ processor access and debug access share the single external interface to external AHB peripherals. The processor access takes priority over debug access. The maximum address range of the Cortex®-M0+ is 4 GB since it has a 32-bit bus address width. Additionally, a pre-defined memory map is provided by the Cortex®-M0+ processor to reduce the software complexity of repeated implementation by different device vendors. However, some regions are used by the Arm® Cortex®-M0+ system peripherals. Refer to the Arm® Cortex®-M0+ Technical Reference Manual for more information. Figure 2 in the Overview chapter shows the memory map of the HT32F61141 device, including code, SRAM, peripheral and other pre-defined regions.

Flash Memory Controller – FMC

- Flash accelerator for maximum efficiency
- 32-bit word programming with In System Programming Interface (ISP) and In Application Programming (IAP)
- Flash protection capability to prevent illegal access

The Flash Memory Controller, FMC, provides all the necessary functions and pre-fetch buffer for the embedded on-chip Flash Memory. Since the access speed of the Flash Memory is slower than the CPU, a wide access interface with a pre-fetch buffer is provided for the Flash Memory in order to reduce the CPU waiting time which will cause CPU instruction execution delays. Flash Memory word programming/page erase functions are also provided.

Reset Control Unit – RSTCU

- Supply supervisor
 - Power on Reset / Power down Reset – POR / PDR
 - Brown-out Detector – BOD
 - Programmable Low Voltage Detector – LVD

The Reset Control Unit, RSTCU, has three kinds of reset, a power on reset, a system reset and an APB unit reset. The power on reset, known as a cold reset, resets the full system during power up. A system reset resets the processor core and peripheral IP components with the exception of the SW-DP controller. The resets can be triggered by external signals, internal events and the reset generators.

Clock Control Unit – CKCU

- External 4 to 16 MHz crystal oscillator
- External 32.768 kHz crystal oscillator
- Internal 8 MHz RC oscillator trimmed to $\pm 2\%$ accuracy at 5 V operating voltage and 25 °C operating temperature
- Internal 32 kHz RC oscillator
- Integrated clock PLL
- Independent clock divider and gating bits for peripheral clock sources

The Clock Control Unit, CKCU, provides a range of oscillators and clock functions. These include a High Speed Internal RC oscillator (HSI), a High Speed External crystal oscillator (HSE), a Low Speed Internal RC oscillator (LSI), a Low Speed External crystal oscillator (LSE), a Phase Lock Loop (PLL), an HSE clock monitor, clock pre-scalers, clock multiplexers, APB clock divider and gating circuitry. The clocks of the AHB, APB and Cortex®-M0+ are derived from the system clock (CK_SYS) which can source from the HSI, HSE, LSI, LSE or system PLL. The Watchdog Timer and Real Time Clock (RTC) use either the LSI or LSE as their clock source.

Power Control Unit – PWRCU

- Flexible power supply: V_{DD} power supply (2.5 V ~ 5.5 V), V_{DDIO} for I/Os (1.8 V ~ 5.5 V)
- Integrated 1.5 V LDO regulator for MCU core, peripherals and memories power supply
- V_{REG} Power supply for USB
- V_{REGCRD} power supply for SCI0
- Five power domains: V_{DD} , V_{DDIO} , V_{REG} , V_{REGCRD} and V_{CORE}
- Three power saving modes: Sleep, Deep-Sleep1, Deep-Sleep2

Power consumption can be regarded as one of the most important issues for many embedded system applications. Accordingly the Power Control Unit, PWRCU, in the device provides many types of power saving modes such as Sleep, Deep-Sleep1 and Deep-Sleep2 modes. These operating modes reduce the power consumption and allow the application to achieve the best trade-off between the conflicting demands of CPU operating time, speed and power consumption.

External Interrupt/Event Controller – EXTI

- Up to 16 EXTI lines with configurable trigger sources and types
- All GPIO pins can be selected as EXTI trigger source
- Source trigger type includes high level, low level, negative edge, positive edge or both edges
- Individual interrupt enable, wakeup enable and status bits for each EXTI line
- Software interrupt trigger mode for each EXTI line
- Integrated deglitch filter for short pulse blocking

The External Interrupt/Event Controller, EXTI, comprises 16 edge detectors which can generate a wake-up event or interrupt requests independently. Each EXTI line can also be masked independently.

I/O Ports – GPIO

- Up to 36 GPIOs
- Port A, B, C are mapped as 16 external interrupts – EXTI
- Almost all I/O pins have configurable output driving current

There are up to 36 General Purpose I/O pins, GPIO, for the implementation of logic input/output functions. Each of the GPIO ports has a series of related control and configuration registers to maximize flexibility and to meet the requirements of a wide range of applications.

The GPIO ports are pin-shared with other alternative functions to obtain maximum functional flexibility on the package pins. The GPIO pins can be used as alternative functional pins by configuring the corresponding registers regardless of the input or output pins. The external interrupts on the GPIO pins of the device have related control and configuration registers in the External Interrupt Control Unit, EXTI.

General-Purpose Timer – GPTM

- 16-bit up/down auto-reload counter
- Up to 4 independent channels
- 16-bit programmable prescaler that allows division of the prescaler clock source by any factor between 1 and 65536 to generate the counter clock frequency
- Input Capture function
- Compare Match Output
- PWM waveform generation with Edge-aligned and Center-aligned Counting Modes
- Single Pulse Mode Output
- Encoder interface controller with two inputs using quadrature decoder

The General-Purpose Timer consists of one 16-bit up/down-counter, four 16-bit Capture/Compare Registers (CCRs), one 16-bit Counter-Reload Register (CRR) and several control/status registers. They can be used for a variety of purposes including general time measurement, input signal pulse width measurement, output waveform generation such as single pulse generation or PWM output generation. The GPTM supports an Encoder Interface using a decoder with two inputs.

Single Channel Timer – SCTM

- 16-bit auto-reload up-counter
- One channel for each timer
- 16-bit programmable prescaler that allows division of the prescaler clock source by any factor between 1 and 65536 to generate the counter clock frequency
- Input Capture function
- Compare Match Output
- PWM waveform generation with Edge-aligned

The Single Channel Timer consists of one 16-bit up-counter, one 16-bit Capture/Compare Register (CCR), one 16-bit Counter Counter-Reload (CRR) and several control / status registers. It can be used for a variety of purposes including general timer, input signal pulse width measurement or output waveform generation such as single pulse generation or PWM outputs.

Basic Function Timer – BFTM

- 32-bit compare match up-counter – no I/O control features
- One shot mode – stops counting when compare match occurs
- Repetitive mode – restarts counter when compare match occurs

The Basic Function Timer is a simple 32-bit up-counting counter designed to measure time intervals, generate one shots or generate repetitive interrupts. The BFTM can operate in two functional modes which are repetitive and one shot modes. In the repetitive mode, the counter will be restarted at each compare match event. The BFTM also supports a one shot mode which will force the counter to stop counting when a compare match event occurs.

Watchdog Timer – WDT

- 12-bit down-counter with 3-bit prescaler
- Provide reset to the system
- Programmable watchdog timer window function
- Register write protection function

The Watchdog Timer is a hardware timing circuit that can be used to detect a system lock-up due to software trapped in a deadlock. It includes a 12-bit down-counter, a prescaler, a WDT delta value register, WDT operation control circuitry and a WDT protection mechanism. If the software does not reload the counter value before a Watchdog Timer underflow occurs, a reset will be generated when the counter underflows. In addition, a reset is also generated if the software reloads the counter before it reaches a delta value. It means that the counter reload must occur when the Watchdog timer value has a value within a limited window using a specific method. The Watchdog Timer counter can be stopped when the processor is in the debug mode. The register write protection function can be enabled to prevent an unexpected change in the Watchdog timer configuration.

Real Time Clock – RTC

- 24-bit up-counter with a programmable prescaler
- Alarm function
- Interrupt and Wake-up event

The Real Time Clock, RTC, circuitry includes an APB interface, a 24-bit up-counter, a control register, a prescaler, a compare register and a status register. Most of the RTC circuits are located in the V_{DD} power domain except for the APB interface. The APB interface is located in the V_{CORE} power domain. Therefore, it is necessary to be isolated by the ISO signal that comes from the power control unit when the V_{CORE} power domain is powered off. The RTC counter is used as a wakeup timer to generate a system resume signal from the MCU power saving modes.

Inter-integrated Circuit – I²C

- Supports both master and slave modes with a frequency of up to 1 MHz
- Provides an arbitration function and clock synchronization
- Supports 7-bit and 10-bit addressing modes and general call addressing
- Supports slave multi-addressing mode using address mask function

The I²C is an internal circuit allowing communication with an external I²C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line, SDA, and a serial clock line, SCL. The I²C module provides three data transfer rates: 100 kHz in the Standard mode, 400 kHz in the Fast mode and 1 MHz in the Fast plus mode. The SCL period generation register is used to setup different kinds of duty cycle implementation for the SCL pulse.

The SDA line which is connected directly to the I²C bus is a bidirectional data line between the master and slave devices and is used for data transmission and reception. The I²C also has an arbitration detection and clock synchronization function to prevent situations where more than one master attempts to transmit data to the I²C bus at the same time.

Serial Peripheral Interface – SPI

- Supports both master and slave modes
- Frequency of up to ($f_{PCLK}/2$) MHz for the master mode and ($f_{PCLK}/3$) MHz for the slave mode
- FIFO Depth: 8 levels
- Multi-master and multi-slave operation

The Serial Peripheral Interface, SPI, provides an SPI protocol data transmit and receive function in both master and slave modes. The SPI interface uses 4 pins, among which are serial data input and output lines MISO and MOSI, the clock line, SCK, and the slave select line, SEL. One SPI device acts as a master who controls the data flow using the SEL and SCK signals to indicate the start of the data communication and the data sampling rate. To receive a data byte, the streamed data bits are latched on a specific clock edge and stored in the data register or in the RX FIFO. Data transmission is carried out in a similar way but with the reverse sequence. The mode fault detection provides a capability for multi-master applications.

Universal Asynchronous Receiver Transmitter – UART

- Asynchronous serial communication operating baud rate clock frequency of up to ($f_{PCLK}/16$) MHz
- Capability of full duplex communication
- Fully programmable serial communication characteristics including
 - Word length: 7, 8 or 9-bit character
 - Parity: Even, odd or no-parity bit generation and detection
 - Stop bit: 1 or 2 stop bits generation
 - Bit order: LSB-first or MSB-first transfer
- Error detection: Parity, overrun and frame error

The Universal Asynchronous Receiver Transceiver, UART, provides a flexible full duplex data exchange using asynchronous transfer. The UART is used to translate data between parallel and serial interfaces, and is commonly used for RS232 standard communication. The UART peripheral function supports Line Status Interrupt. The software can detect a UART error status by reading the UART Status & Interrupt Flag Register, URSIFR. The status includes the type and the condition of transfer operations as well as several error conditions resulting from Parity, Overrun, Framing and Break events.

Smart Card Interface – SCI

- Supports ISO 7816-3 standard (EMVCo Certification for SCI0)
- SCI0 supports 5.0 V, 3.0 V, 1.8 V smart card (Class A, B, C)
- SCI0 supports card power over current protection
- Supports VDDIO pin to provide the SCI1 power supply
- Supports 3 groups I/O for SCI1_CLK, SCI1_DIO, SCI1_DET pins function decided by AF8
- Supports of both T = 0 and T = 1 protocols
- Character mode
- Single transmit buffer and single receive buffer
- 11-bit ETU (elementary time unit) counter
- 9-bit guard time counter
- 24-bit general purpose waiting time counter
- Parity generation and checking
- Automatic character retry on parity error detection in transmission and reception modes

The Smart Card Interface SCI is compatible with the ISO 7816-3 standard. The Smart Card interface includes functions for Card Insertion/Removal detection, SCI data transfer control logic and data buffers, internal Timer Counters and corresponding control logic circuits to perform the required Smart Card operations. The Smart Card interface acts as a Smart Card Reader to facilitate communication with the external Smart Card. The overall functions of the Smart Card interface are controlled by a series of registers including control and status registers together with several corresponding interrupts which are generated to get the attention of the microcontroller for SCI transfer status.

Cyclic Redundancy Check – CRC

- Supports CRC16 polynomial: 0x8005,
 $X^{16} + X^{15} + X^2 + 1$
- Supports CCITT CRC16 polynomial: 0x1021,
 $X^{16} + X^{12} + X^5 + 1$
- Supports IEEE-802.3 CRC32 polynomial: 0x04C11DB7,
 $X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$
- Supports 1's complement, byte reverse & bit reverse operation on data and checksum
- Supports byte, half-word & word data size
- Programmable CRC initial seed value
- CRC computation executed in 1 AHB clock cycle for 8-bit data and 4 AHB clock cycles for 32-bit data

The CRC calculation unit is an error detection technique test algorithm and is used to verify data transmission or storage data correctness. A CRC calculation takes a data stream or a block of data as its input and generates a 16-bit or 32-bit output remainder. Ordinarily, a data stream is suffixed by a CRC code and used as a checksum when being sent or stored. Therefore, the received or restored data stream is calculated by the same generator polynomial as described above. If the new CRC code result does not match the one calculated earlier, that means the data stream contains a data error.

Universal Serial Bus Device Controller – USB

- Complies with USB 2.0 Full-Speed (12 Mbps) specification
- Fully integrated USB full-speed transceiver
- 1 control endpoint (EP0) for control transfer
- 5 single-buffered endpoints for bulk and interrupt transfer
- 4 double-buffered endpoints for bulk, interrupt and isochronous transfer
- 1,024 bytes EP_SRAM used as the endpoint data buffers

The USB device controller is compliant with the USB 2.0 full-speed specification. There is one control endpoint known as Endpoint 0 and nine configurable endpoints. A 1024-byte SRAM is used as the endpoint buffers. Each endpoint buffer size is programmable using corresponding registers, thus providing maximum flexibility for various applications. The integrated USB full-speed transceiver helps to minimize overall system complexity and cost. The USB also contains suspend and resume features to meet low-power consumption requirement.

Debug Support

- Serial Wire Debug Port – SW-DP
- 4 comparators for hardware breakpoints or code / literal patches
- 2 comparators for hardware watch points

Package and Operation Temperature

- 32/46-pin QFN and 48-pin LQFP packages
- Operation temperature range: -40 °C to 85 °C

3 Overview

Device Information

Table 1. Features and Peripheral List

Peripherals		HT32F61141
Main Flash (KB)		63
Option Bytes Flash (KB)		1
SRAM (KB)		16
Timers	GPTM	1
	SCTM	2
	BFTM	2
	WDT	1
	RTC	1
Communication	USB	1
	SPI	1
	UART	2
	I ² C	1
	SCI	2
CRC-16/32		1
EXTI		16
GPIO		Up to 36
CPU frequency		Up to 48 MHz
Operating voltage		2.5 V ~ 5.5 V
Operating temperature		-40 °C ~ 85 °C
Package		32/46-pin QFN and 48-pin LQFP

Block Diagram




Figure 1. Block Diagram

Memory Map




Figure 2. Memory Map

Table 2. Register Map

Start Address	End Address	Peripheral	Bus
0x4000_0000	0x4000_0FFF	Reserved	
0x4000_1000	0x4000_1FFF	UART0	
0x4000_2000	0x4000_3FFF	Reserved	
0x4000_4000	0x4000_4FFF	SPI	
0x4000_5000	0x4002_1FFF	Reserved	
0x4002_2000	0x4002_2FFF	AFIO	
0x4002_3000	0x4002_3FFF	Reserved	
0x4002_4000	0x4002_4FFF	EXTI	
0x4002_5000	0x4003_3FFF	Reserved	
0x4003_4000	0x4003_4FFF	SCTM0	
0x4003_5000	0x4003_9FFF	Reserved	
0x4003_A000	0x4003_AFFF	SCI1	
0x4003_B000	0x4004_0FFF	Reserved	
0x4004_1000	0x4004_1FFF	UART1	
0x4004_2000	0x4004_2FFF	Reserved	
0x4004_3000	0x4004_3FFF	SCI0	
0x4004_4000	0x4004_7FFF	Reserved	
0x4004_8000	0x4004_8FFF	I ² C	
0x4004_9000	0x4006_7FFF	Reserved	
0x4006_8000	0x4006_8FFF	WDT	
0x4006_9000	0x4006_9FFF	Reserved	
0x4006_A000	0x4006_AFFF	RTC & PWRCU	
0x4006_B000	0x4006_DFFF	Reserved	
0x4006_E000	0x4006_EFFF	GPTM	
0x4006_F000	0x4007_3FFF	Reserved	
0x4007_4000	0x4007_4FFF	SCTM1	
0x4007_5000	0x4007_5FFF	Reserved	
0x4007_6000	0x4007_6FFF	BFTM0	
0x4007_7000	0x4007_7FFF	BFTM1	
0x4007_8000	0x4007_FFFF	Reserved	
0x4008_0000	0x4008_1FFF	FMC	
0x4008_2000	0x4008_7FFF	Reserved	
0x4008_8000	0x4008_9FFF	CKCU & RSTCU	
0x4008_A000	0x4008_AFFF	CRC	
0x4008_B000	0x400A_7FFF	Reserved	
0x400A_8000	0x400A_9FFF	USB Control Registers	
0x400A_A000	0x400A_BFFF	USB EP_SRAM	
0x400A_C000	0x400A_FFFF	Reserved	
0x400B_0000	0x400B_1FFF	GPIO A	
0x400B_2000	0x400B_3FFF	GPIO B	
0x400B_4000	0x400B_5FFF	GPIO C	
0x400B_6000	0x400F_FFFF	Reserved	

APB

AHB

Clock Structure




Figure 3. Clock Structure

4 Pin Assignment

Figure 4. 32-pin QFN Pin Assignment

Note: The substrate is internally connected to VSS.

Figure 5. 46-pin QFN Pin Assignment




Figure 6. 48-pin LQFP Pin Assignment

Table 3. Pin Assignment

Package			Alternate Function Mapping															
			AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
48 LQFP	46 QFN	32 QFN	System Default	GPIO	N/A	N/A	GPTM	SPI	UART	I ² C	SCI	N/A	N/A	N/A	N/A	SCTM	N/A	System Other
1	46	1	VREGCRD															
2	1	2	PA0								SCI0_RST							
3	2	3	PA1								SCI0_CLK							
4	3		PA2								SCI0_CC4							
5	4	4	PA3								SCI0_DIO							
6	5		PA4								SCI0_CC8							
7	6	5	PA5								SCI0_DET							
8			PA6				GT_CH0		UR0_RX	I ² C_SCL						SCTM0		
9			PA7				GT_CH1		UR0_TX	I ² C_SDA						SCTM1		
10	7	6	VREGO															
11	8	7	USBBDM															
12	9	8	USBDP															
13	10	9	CLDO															
14	11	10	VDD															
15	12	11	VSS															
16	13	12	nRST															
17	14		PB9													SCTM1		WAKEUP1
18	15	13	X32KIN	PB10					UR1_TX									
19	16	14	X32KOUT	PB11					UR1_RX								SCTM0	WAKEUP0
20	17	15	RTCOUT	PB12														
21	18	16	XTALIN	PB13			GT_CH2											
22	19	17	XTALOUT	PB14			GT_CH3											
23	20		PB15					SPI_SEL		I ² C_SCL						SCTM0		
24	21		PC0					SPI_SCK		I ² C_SDA						SCTM1		
25	22		PA8				GT_CH0		UR0_RX									
26	23	18	PA9_BOOT				GT_CH3	SPI_MOSI	UR0_TX									CKOUT
27	24		PA10				GT_CH1											
28	25		PA11				GT_CH2	SPI_MISO								SCTM1		
29	26	19	SWCLK	PA12														
30	27	20	SWDIO	PA13														
31	28	21	PA14				GT_CH3	SPI_SEL		I ² C_SCL								
32	29		PA15				GT_CH2	SPI_SCK		I ² C_SDA						SCTM0		
33	30	22	PB0				GT_CH1	SPI_MOSI	UR1_TX	I ² C_SCL						SCTM0		
34	31	23	PB1				GT_CH0	SPI_MISO	UR1_RX	I ² C_SDA	SCI1_CLK					SCTM1		
35	32	24	VDDIO															

Package			Alternate Function Mapping														
			AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14
36	33	SUB ⁽⁵⁾	VSS														
37	34	25	PB2				GT_CH0	SPI_SEL	UR0_TX		SCI1_DIO						CKIN
38	35	26	PB3				GT_CH1	SPI_SCK	UR0_RX		SCI1_DET			SCTM0			
39	36	27	PB4				GT_CH2	SPI_MOSI	UR1_TX					SCTM1			
40	37	28	PB5				GT_CH3	SPI_MISO	UR1_RX		SCI1_CLK						
41	38		PC1					SPI_SEL		I2C_SCL							
42	39		PC2					SPI_SCK		I2C_SDA	SCI1_CLK						
43	40		PC3				GT_CH3	SPI_MOSI	UR0_TX		SCI1_DIO						
44	41		PB6				GT_CH2	SPI_MISO	UR0_RX		SCI1_DET						
45	42	29	PB7				GT_CH1		UR0_TX	I2C_SCL	SCI1_DIO			SCTM0			
46	43	30	PB8				GT_CH0		UR0_RX	I2C_SDA	SCI1_DET			SCTM1			
47	44	31	VDD														
48	45	32	VSS														

Table 4. Pin Description

Pin Number			Pin Name	Type ⁽¹⁾	I/O Structure ⁽²⁾	OutputDriving	Description
48 LQFP	46 QFN	32 QFN					Default Function (AF0)
1	46	1	VREGCRD	P	—	—	On-chip voltage regulator 1.8 V / 3.0 V / 5.0 V output if using the internal SCI0 voltage regulator, it must be connected a 2.2 μ F capacitor as close as possible between this pin and VSS.
2	1	2	PA0	I/O (V_{REGCRD})	5V	4/8/12/16 mA	PA0
3	2	3	PA1	I/O (V_{REGCRD})	5V	4/8/12/16 mA	PA1
4	3		PA2	I/O (V_{REGCRD})	5V	4/8/12/16 mA	PA2
5	4	4	PA3	I/O (V_{REGCRD})	5V	4/8/12/16 mA	PA3
6	5		PA4	I/O (V_{REGCRD})	5V	4/8/12/16 mA	PA4
7	6	5	PA5 ⁽³⁾	I/O (V_{DD})	5V	4/8/12/16 mA	PA5
8			PA6 ⁽³⁾	I/O (V_{DD})	5V	4/8/12/16 mA	PA6
9			PA7 ⁽³⁾	I/O (V_{DD})	5V	4/8/12/16 mA	PA7
10	7	6	VREGO	P	—	—	On-chip USB voltage regulator 3.3 V output If using the internal USB voltage regulator, it must be connected a 2.2 μ F capacitor as close as possible between this pin and VSS.
11	8	7	USBDM	AI/O	—	—	USB Differential data bus conforming to the Universal Serial Bus standard.
12	9	8	USBDP	AI/O	—	—	USB Differential data bus conforming to the Universal Serial Bus standard.
13	10	9	CLDO	P	—	—	Core power LDO V_{CORE} output It must be connected a 2.2 μ F capacitor as close as possible between this pin and VSS.
14	11	10	VDD	P	—	—	Voltage for VDD domain digital I/O
15	12	11	VSS	P	—	—	Ground reference for digital I/O
16	13	12	nRST ⁽³⁾	I	5V_PU	—	External reset pin
17	14		PB9 ⁽³⁾	I/O (V_{DD})	5V	4/8/12/16 mA	PB9
18	15	13	PB10 ⁽³⁾	AI/O (V_{DD})	5V	4/8/12/16 mA	X32KIN
19	16	14	PB11 ⁽³⁾	AI/O (V_{DD})	5V	4/8/12/16 mA	X32KOUT
20	17	15	PB12 ⁽³⁾	I/O (V_{DD})	5V	4/8/12/16 mA	RTCOUT
21	18	16	PB13 ⁽³⁾	AI/O	5V	4/8/12/16 mA	XTALIN
22	19	17	PB14 ⁽³⁾	AI/O	5V	4/8/12/16 mA	XTALOUT
23	20		PB15 ⁽³⁾	I/O (V_{DD})	5V	4/8/12/16 mA	PB15
24	21		PC0 ⁽³⁾	I/O (V_{DD})	5V	4/8/12/16 mA	PC0

Pin Number			Pin Name	Type ⁽¹⁾	I/O Structure ⁽²⁾	OutputDriving	Description
48 LQFP	46 QFN	32 QFN					Default Function (AF0)
25	22		PA8 ⁽³⁾	I/O (V_{DD})	5V	4/8/12/16 mA	PA8
26	23	18	PA9 ⁽³⁾	I/O (V_{DD})	5V_PU	4/8/12/16 mA	PA9_BOOT
27	24		PA10 ⁽³⁾	I/O (V_{DD})	5V	4/8/12/16 mA	PA10
28	25		PA11 ⁽³⁾	I/O (V_{DD})	5V	4/8/12/16 mA	PA11
29	26	19	PA12 ⁽³⁾	I/O (V_{DD})	5V_PU	4/8/12/16 mA	SWCLK
30	27	20	PA13 ⁽³⁾	I/O (V_{DD})	5V_PU	4/8/12/16 mA	SWDIO
31	28	21	PA14 ⁽³⁾	I/O (V_{DD})	5V	4/8/12/16 mA	PA14
32	29		PA15 ⁽³⁾	I/O (V_{DD})	5V	4/8/12/16 mA	PA15
33	30	22	PB0	I/O (V_{DDIO})	5V	4/8/12/16 mA	PB0
34	31	23	PB1	I/O (V_{DDIO})	5V	4/8/12/16 mA	PB1
35	32	24	VDDIO	P	—	—	Voltage for digital VDDIO domain I/O
36	33	SUB	VSS	P	—	—	Ground reference for digital I/O
37	34	25	PB2	I/O (V_{DDIO})	5V	4/8/12/16 mA	PB2
38	35	26	PB3	I/O (V_{DDIO})	5V	4/8/12/16 mA	PB3
39	36	27	PB4	I/O (V_{DDIO})	5V	4/8/12/16 mA	PB4
40	37	28	PB5	I/O (V_{DDIO})	5V	4/8/12/16 mA	PB5
41	38		PC1	I/O (V_{DDIO})	5V	4/8/12/16 mA	PC1
42	39		PC2	I/O (V_{DDIO})	5V	4/8/12/16 mA	PC2
43	40		PC3	I/O (V_{DDIO})	5V	4/8/12/16 mA	PC3
44	41		PB6	I/O (V_{DDIO})	5V	4/8/12/16 mA	PB6
45	42	29	PB7	I/O (V_{DDIO})	5V	4/8/12/16 mA	PB7
46	43	30	PB8	I/O (V_{DDIO})	5V	4/8/12/16 mA	PB8
47	44	31	VDD	P	—	—	Voltage for regulator VREGCRD domain I/O
48	45	32	VSS	P	—	—	Ground reference for the regulator

Note: 1. I = Input, O = Output, A = Analog Port, P = Power Supply, $V_{DD} = V_{DD}$ Power.

2. 5V = 5 V operation I/O type, PU = Pull-up.

3. These pins are located at the V_{DD} power domain.

4. In the Boot loader mode, only the USB interface can be used for communication.

5. The SUB is the substrate and connected to VSS.

5 Electrical Characteristics

Absolute Maximum Ratings

The following table shows the absolute maximum ratings of the device. These are stress ratings only. Stresses beyond absolute maximum ratings may cause permanent damage to the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 5. Absolute Maximum Ratings

Symbol	Parameter	Min.	Max.	Unit
V_{DD}	External Main Supply Voltage	$V_{SS} - 0.3$	$V_{SS} + 5.5$	V
V_{DDIO}	External I/O Supply Voltage	$V_{SS} - 0.3$	$V_{SS} + 5.5$	V
V_{DDA}	External Analog Supply Voltage	$V_{SSA} - 0.3$	$V_{SSA} + 5.5$	V
V_{IN}	Input Voltage on I/O	$V_{SS} - 0.3$	$V_{DD} + 0.3$	V
T_A	Ambient Operating Temperature Range	-40	+85	°C
T_{STG}	Storage Temperature Range	-55	+150	°C
T_J	Maximum Junction Temperature	—	+125	°C
P_D	Total Power Dissipation	—	500	mW
V_{ESD}	Electrostatic Discharge Voltage – Human Body Mode	-4000	+4000	V

Recommended DC Operating Conditions

Table 6. Recommended DC Operating Conditions

$T_A = 25^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{DD}	Operating Voltage	—	2.5	5.0	5.5	V
V_{DDIO}	I/O Operating Voltage	—	1.8	5.0	5.5	V

On-Chip LDO Voltage Regulator Characteristics

Table 7. LDO Characteristics

$T_A = 25^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{LDO}	Internal Regulator Output Voltage	$V_{DD} \geq 2.5\text{ V}$ Regulator input @ $I_{LDO} = 35\text{ mA}$ and voltage variant = $\pm 5\%$, after trimming	1.425	1.5	1.57	V
I_{LDO}	Output Current	$V_{DD} = 2.5\text{ V}$ Regulator input @ $V_{LDO} = 1.5\text{ V}$	—	30	35	mA
C_{LDO}	External Filter Capacitor Value for Internal Core Power Supply	The capacitor value is dependent on the core power current consumption	1	2.2	—	μF

On-Chip USB Voltage Regulator Characteristics

Table 8. USB Voltage Regulator Characteristics

$T_A = 25^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions		Min.	Typ.	Max.	Unit
V_{IN}	Operation Voltage Input Range	—		2.5	—	5.5	V
V_{VREGO}	On-chip USB Regulator Output Voltage after Trimming	$V_{IN} \geq 3.6\text{ V}$	3.3 V VREGVS [1:0] = 00	3.069	3.3	3.531	V
		$V_{IN} \geq 3.4\text{ V}$	3.0 V VREGVS [1:0] = 01	2.79	3.0	3.21	
		$V_{IN} \geq 4.5\text{ V}$	4.0 V VREGVS [1:0] = 10	3.72	4.0	4.28	
		$V_{IN} \geq 2.5\text{ V}$	1.8 V VREGVS [1:0] = 11	1.656	1.8	1.944	
I_{VREGO}	Output Current (Regulator Normal Mode)	$V_{IN} = 3.6\text{ V}$ Regulator input @ $V_{VREGO} = 3.3\text{ V}$		—	30	50	mA
$V_{VREGOLR}$	Output Load Regulation (Regulator Normal Mode)	$V_{IN} = 3.6\text{ V}$ Regulator input @ $V_{VREGO} = 3.3\text{ V}$		—	0.1	1	mV / mA
C_{VREGO}	External Capacitor Value for internal USB Regulator Output ⁽¹⁾	$V_{IN} = 5.5\text{ V}$ Regulator input @ $V_{VREGO} = 3.3\text{ V}$; $I_{VREGO} \leq 50\text{ mA}$		1	2.2	—	μF
I_{STATIC}	Static Current (Regulator Normal Mode)	$V_{IN} = 5.5\text{ V}$ @ $V_{VREGO} = 3.3\text{ V}$, $T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$, $I_{VREGO} \leq 50\text{ mA}$		—	30	50	μA
I_{PWD}	Regulator Power Down Current	$V_{IN} = 5.5\text{ V}$ Regulator input		—	—	0.01	μA
t_{SETUP}	Regulator Set Up Time	$V_{IN} = 5.5\text{ V}$, $C_{VREGO} = 2.2\text{ μF}$, $T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$		—	—	500	μs

Note: 1. The Multi-layer Ceramic Capacitor (MLCC) is used for the external capacitor of the power regulator.

2. Owing to the on-chip USB voltage regulator output is internally connected to the USB driver, therefore, the on-chip USB voltage regulator has to be set to 3.3 V voltage output for the full USB electrical characteristics when the MCU USB functionality is active.
3. The reference voltage of the on-chip USB voltage regulator is from the on-chip V_{CORE} LDO Bandgap reference.

On-Chip Card Voltage Regulator Characteristics

Table 9. Card Voltage Regulator Characteristics

$T_A = 25^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions		Min.	Typ.	Max.	Unit
V_{IN}	Operation Voltage Input Range	—		2.5	—	5.5	V
$V_{VREGCRD}$	On-chip Card Regulator Output Voltage after Trimming	$V_{IN} \geq 2.5\text{ V}$	1.8 V VCD [1:0] = 01	1.66	1.8	1.94	V
		$V_{IN} \geq 3.3\text{ V}$	3.0 V VCD [1:0] = 10	2.76	3.0	3.24	
		$V_{IN} \geq 5.3\text{ V}$	5.0 V VCD [1:0] = 11	4.6	5.0	5.4	
$I_{VREGCRD}$	Output Current (Regulator Normal Mode)	$V_{IN} = V_{VREGCRD} + 0.5\text{ V}$ Regulator input $\Delta V_{VREGCRD} = 1.8\text{ V} - 3\%$		35	—	—	mA
		$V_{IN} = V_{VREGCRD} + 0.3\text{ V}$ Regulator input $\Delta V_{VREGCRD} = 3.0\text{ V} - 3\%$		55	—	—	mA
		$V_{IN} = V_{VREGCRD} + 0.3\text{ V}$ Regulator input $\Delta V_{VREGCRD} = 5.0\text{ V} - 3\%$		55	—	—	mA
$V_{VREGCRDLR}$	Output Load Regulation (Regulator Normal Mode)	$V_{IN} = 3.6\text{ V}$ Regulator input @ $V_{VREGO} = 3.3\text{ V}$		—	0.1	1	mV / mA
$C_{VREGCRD}$	External Capacitor Value for internal Card Regulator Output ⁽¹⁾	$V_{IN} = 5.5\text{ V}$ Regulator input @ $V_{VREGCRD} = 3.0\text{ V}$; $I_{VREGCRD} \leq 55\text{ mA}$		1	2.2	—	μF
I_{STATIC}	Static Current (Regulator Normal Mode)	$V_{IN} = 5.5\text{ V}$ @ $V_{VREGCRD} = 3.0\text{ V}$, $T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$ $I_{VREGCRD} \leq 55\text{ mA}$		—	30	50	μA
$V_{VREGCRD_VR}$	Output Voltage Ripple (Stable)	$V_{IN} = 5.5\text{ V}$ @ $V_{VREGCRD} = 3.0\text{ V}$, $T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$ $I_{VREGCRD} \leq 55\text{ mA}$		—	—	200	mV
I_{OCDET}	Current Overload Detection (Regulator Normal Mode)	$V_{IN} = 5.5\text{ V}$ @ $V_{VREGCRD} = 3.0\text{ V}$, $T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$ CRDMOC = 0		-10%	80	+10%	mA
		$V_{IN} = 5.5\text{ V}$ @ $V_{VREGCRD} = 3.0\text{ V}$, $T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$ CRDMOC = 1		-10%	100	+10%	mA
t_{OCDET}	Detection Time On Current Overload	$V_{IN} = 5\text{ V}$ I_{OCDET} current up to 150 mA		—	—	1400	μs
$V_{PWRCOOD}$	Regulator Power Good Voltage	$V_{IN} = 5\text{ V}$, No load		$V_{VREGCRD} \times 90\%$	—	—	V
I_{PWD}	Regulator Power Down Current	$V_{IN} = 5\text{ V}$ Regulator input		—	—	0.01	μA
t_{OFF}	Regulator Output Turn Off Time	$V_{IN} = 5\text{ V}$, $C_{VREGCRD} = 2.2\text{ }\mu\text{F}$ $V_{VREGCRD}$ down to 0.4 V		—	—	1000	μs

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
t_{SETUP}	Regulator Set Up Time	$V_{\text{IN}} = 5 \text{ V}$, $C_{\text{VREGCRD}} = 2.2 \mu\text{F}$, $T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	—	—	1000	μs

- Note: 1. The Multi-layer Ceramic Capacitor (MLCC) is used for the external capacitor of the power regulator.
 2. Owing to the on-chip Card voltage regulator output is internally connected to the SCI0 driver, therefore, the on-chip Card voltage regulator has to be set to 1.8 V / 3.0 V / 5.0 V voltage output for the Smart Card Interface electrical characteristics when the MCU SCI0 functionality is active.
 3. The reference voltage of the on-chip Card voltage regulator is from the on-chip V_{CORE} LDO Bandgap reference.

Power Consumption

Table 10. Power Consumption Characteristics

$T_A = 25^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	f_{HCLK}	Conditions		Typ.	Max @ T_A		Unit
			25 °C	85 °C		25 °C	85 °C	
I_{DD}	Run Mode	48 MHz	$V_{\text{DD}} = 5.0 \text{ V}$ HSI = 8 MHz PLL = 48 MHz	All peripherals enabled	9.75	11.0	—	mA
				All peripherals disabled	4.85	5.31	—	
		40 MHz	$V_{\text{DD}} = 5.0 \text{ V}$ HSI = 8 MHz PLL = 40 MHz	All peripherals enabled	9.81	11.1	—	
				All peripherals disabled	5.76	6.34	—	
		20 MHz	$V_{\text{DD}} = 5.0 \text{ V}$ HSI = 8 MHz PLL = 20 MHz	All peripherals enabled	5.12	5.58	—	
				All peripherals disabled	2.81	3.04	—	
		8 MHz	$V_{\text{DD}} = 5.0 \text{ V}$ HSI = 8 MHz PLL = off	All peripherals enabled	1.94	2.09	—	
				All peripherals disabled	1.16	1.25	—	
	Sleep Mode	32 kHz	$V_{\text{DD}} = 5.0 \text{ V}$ LSI = 32 kHz LDO in low power mode	All peripherals enabled	28.4	40.5	—	
				All peripherals disabled	25.3	36.6	—	
		48 MHz	$V_{\text{DD}} = 5.0 \text{ V}$ HSI = 8 MHz PLL = 48 MHz MCU core sleep	All peripherals enabled	6.23	6.86	—	
				All peripherals disabled	0.86	0.95	—	
		40 MHz	$V_{\text{DD}} = 5.0 \text{ V}$ HSI = 8 MHz PLL = 40 MHz MCU core sleep	All peripherals enabled	5.27	5.82	—	
				All peripherals disabled	0.79	0.86	—	
		20 MHz	$V_{\text{DD}} = 5.0 \text{ V}$ HSI = 8 MHz PLL = 20 MHz MCU core sleep	All peripherals enabled	3.20	3.46	—	
				All peripherals disabled	0.66	0.73	—	
		8 MHz	$V_{\text{DD}} = 5.0 \text{ V}$ HSI = 8 MHz PLL = off MCU core sleep	All peripherals enabled	1.15	1.24	—	
				All peripherals disabled	0.29	0.32	—	

Symbol	Parameter	f_{HCLK}	Conditions	Typ.	Max @ T_A		Unit
					25 °C	85 °C	
I_{DD}	Deep-Sleep 1 Mode	—	$V_{DD} = 5.0$ V, All clock off (HSI / HSE / PLL / LSE), LDO in low power mode, LSI on, RTC on	21.6	29.3	—	μA
	Deep-Sleep 2 Mode	—	$V_{DD} = 5.0$ V, All clock off (HSI / HSE / PLL / LSE), LDO off, DMOS on, LSI on, RTC on	5.0	6.67	—	μA

Note: 1. HSE means high speed external oscillator. HSI means 8 MHz high speed internal oscillator.
 2. LSE means 32.768 kHz low speed external oscillator. LSI means 32 kHz low speed internal oscillator.
 3. RTC means real time clock.
 4. Code = while (1) {208 NOP} executed in Flash.

Reset and Supply Monitor Characteristics

Table 11. V_{DD} Power Reset Characteristics

$T_A = 25$ °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{POR}	Power On Reset Threshold (Rising Voltage on V_{DD})	$T_A = -40$ °C ~ 85 °C	2.22	2.35	2.48	V
V_{PDR}	Power Down Reset Threshold (Falling Voltage on V_{DD})	$T_A = -40$ °C ~ 85 °C	2.12	2.20	2.33	V
$V_{PORHYST}$	POR Hysteresis	—	—	150	—	mV
t_{POR}	Reset Delay Time	$V_{DD} = 5.0$ V	—	0.1	0.2	ms

Note: 1. Data based on characterization results only, not tested in production.
 2. Guaranteed by design, not tested in production.
 3. If the LDO is turned on, the V_{DD} POR has to be in the de-assertion condition. When the V_{DD} POR is in the assertion state then the LDO will be turned off.

Table 12. LVD/BOD Characteristics

$T_A = 25$ °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{BOD}	Voltage of Brown Out Detection	$T_A = -40$ °C ~ 85 °C, After factory-trimmed, V_{DD} Falling edge	2.37	2.45	2.53	V
V_{LVD}	Voltage of Low Voltage Detection	$T_A = -40$ °C ~ 85 °C V_{DD} Falling edge	LVDS = 000	2.57	2.65	2.73
			LVDS = 001	2.77	2.85	2.93
			LVDS = 010	2.97	3.05	3.13
			LVDS = 011	3.17	3.25	3.33
			LVDS = 100	3.37	3.45	3.53
			LVDS = 101	4.15	4.25	4.35
			LVDS = 110	4.35	4.45	4.55
			LVDS = 111	4.55	4.65	4.75
$V_{LVDHYST}$	LVD Hysteresis	$V_{DD} = 5.0$ V	—	—	100	mV
t_{sULVD}	LVD Setup Time	$V_{DD} = 5.0$ V	—	—	5	μs

Symbol	Parameter	Conditions		Min.	Typ.	Max.	Unit
t_{atLVD}	LVD Active Delay Time	$V_{DD} = 5.0V$	—	—	—	—	ms
I_{DDLVD}	Operation Current ⁽³⁾	$V_{DD} = 5.0 V$	—	—	10	20	μA

Note: 1. Data based on characterization results only, not tested in production.

2. Guaranteed by design, not tested in production.

3. Bandgap current is not included.

4. LVDS field is in the PWRCU LVDCSR register.

External Clock Characteristics

Table 13. High Speed External Clock (HSE) Characteristics

$T_A = 25^\circ C$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{DD}	Operation Voltage Range	$T_A = -40^\circ C \sim 85^\circ C$	2.5	—	5.5	V
f_{CK_HSE}	HSE Frequency	$V_{DD} = 2.5 V \sim 5.0 V$	4	—	16	MHz
C_L	Load Capacitance	$V_{DD} = 5.0 V$, $R_{ESR} = 100 \Omega$ @ 16 MHz	—	—	12	pF
R_{FHSE}	Internal Feedback Resistor between XTALIN and XTALOUT pins	$V_{DD} = 5.0 V$	—	0.5	—	$M\Omega$
R_{ESR}	Equivalent Series Resistance	$V_{DD} = 5.0 V$, $C_L = 12 pF$ @ 16 MHz, HSEDR = 0	—	—	110	Ω
		$V_{DD} = 2.5 V$, $C_L = 12 pF$ @ 16 MHz, HSEDR = 1	—	—	—	—
D_{HSE}	HSE Oscillator Duty Cycle	—	40	—	60	%
I_{DDHSE}	HSE Oscillator Current Consumption	$V_{DD} = 5.0 V$, $R_{ESR} = 100 \Omega$, $C_L = 12 pF$ @ 8 MHz, HSEDR = 0	—	0.85	—	mA
		$V_{DD} = 5.0 V$, $R_{ESR} = 25 \Omega$, $C_L = 12 pF$ @ 16 MHz, HSEDR = 1	—	3.0	—	
I_{PWDHSE}	HSE Oscillator Power Down Current	$V_{DD} = 5.0 V$	—	—	0.01	μA
t_{SUHSE}	HSE Oscillator Startup Time	$V_{DD} = 5.0 V$	—	—	4	ms

Table 14. Low Speed External Clock (LSE) Characteristics

$T_A = 25^\circ C$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{DD}	Operation Voltage Range	$T_A = -40^\circ C \sim 85^\circ C$	2.5	—	5.5	V
f_{CK_LSE}	LSE Frequency	$V_{DD} = 2.5 V \sim 5.5 V$	—	32.768	—	kHz
R_F	Internal Feedback Resistor	—	—	10	—	$M\Omega$
R_{ESR}	Equivalent Series Resistance	$V_{DD} = 5.0 V$	30	—	TBD	$k\Omega$
C_L	Recommended Load Capacitances	$V_{DD} = 5.0 V$	6	—	TBD	pF

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I _{DDLSE}	Oscillator Supply Current (High Current Mode)	f _{CK_LSE} = 32.768 kHz R _{ESR} = 50 kΩ, C _L ≥ 7 pF V _{DD} = 2.5 V ~ 5.5 V T _A = -40 °C ~ 85 °C	—	4.0	5.6	μA
	Oscillator Supply Current (Low Current Mode)	f _{CK_LSE} = 32.768 kHz R _{ESR} = 50 kΩ, C _L < 7 pF V _{DD} = 2.5 V ~ 5.5 V T _A = -40 °C ~ 85 °C	—	3.6	4.5	μA
	LSE Oscillator Power Down Current	—	—	—	0.01	μA
t _{SULSE}	LSE Oscillator Startup Time (Low Current Mode)	f _{CK_LSE} = 32.768 kHz, V _{DD} = 2.5 V ~ 5.5 V	500	—	—	ms

Note: The following guidelines are recommended to increase the stability of the crystal circuit of the HSE / LSE clock in the PCB layout.

1. The crystal oscillator should be located as close as possible to the MCU to keep the trace length as short as possible to reduce the parasitic capacitance.
2. Shield lines in the vicinity of the crystal by using a ground plane to isolate signals and reduce noise.
3. Keep the high frequency signal lines away from the crystal area to prevent the crosstalk adverse effects.

Internal Clock Characteristics

Table 15. High Speed Internal Clock (HSI) Characteristics

T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{DD}	Operation Voltage Range	T _A = -40 °C ~ 85 °C	2.5	—	5.5	V
f _{CK_HSI}	HSI Frequency	V _{DD} = 5.0 V @ 25 °C	—	8	—	MHz
ACC _{HSI}	Factory Calibrated HSI Oscillator Frequency Accuracy	V _{DD} = 5.0 V, T _A = 25 °C	-2	—	2	%
		V _{DD} = 2.5 V ~ 5.5 V, T _A = -40 °C ~ 85 °C	-3	—	3	%
Duty	Duty Cycle	f _{CK_HSI} = 8 MHz	35	—	65	%
I _{DDHSI}	Oscillator Supply Current	f _{CK_HSI} = 8 MHz @ V _{DD} = 2.5 V ~ 5.5 V	—	—	140	μA
	HSI Oscillator Power Down Current	V _{DD} = 2.5 V ~ 5.5 V	—	—	0.01	μA
t _{SUHSI}	HSI Oscillator Startup Time	f _{CK_HSI} = 8 MHz	—	—	20	μs

Table 16. Low Speed Internal Clock (LSI) Characteristics

T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{DD}	Operation Voltage Range	T _A = -40 °C ~ 85 °C	2.5	—	5.5	V
f _{CK_LSI}	LSI Frequency	V _{DD} = 5.0 V, T _A = -40 °C ~ 85 °C	21	32	43	kHz
ACC _{LSI}	LSI Frequency Accuracy	After factory-trimmed, V _{DD} = 5.0 V	-10	—	+10	%
I _{DDLSI}	LSI Oscillator Operating Current	V _{DD} = 5.0 V	—	0.5	0.8	μA
t _{SULSI}	LSI Oscillator Startup Time	V _{DD} = 5.0 V	—	—	100	μs

System PLL Characteristics

Table 17. System PLL Characteristics

T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
f _{PLLIN}	System PLL Input Clock	—	4	—	16	MHz
f _{CK_PLL}	System PLL Output Clock	—	16	—	48	MHz
t _{LOCK}	System PLL Lock Time	—	—	200	—	μs

Memory Characteristics

Table 18. Flash Memory Characteristics

T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
N _{ENDU}	Number of Guaranteed Program/Erase Cycles before Failure (Endurance)	T _A = -40 °C ~ 85 °C	10	—	—	K cycles
t _{RET}	Data Retention Time	T _A = -40 °C ~ 85 °C	10	—	—	Years
t _{PROG}	Word Programming Time	T _A = -40 °C ~ 85 °C	20	—	—	μs
t _{ERASE}	Page Erase Time	T _A = -40 °C ~ 85 °C	2	—	—	ms
t _{MERASE}	Mass Erase Time	T _A = -40 °C ~ 85 °C	10	—	—	ms

I/O Port Characteristics

Table 19. I/O Port Characteristics

T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions		Min.	Typ.	Max.	Unit	
I _{IL}	Low Level Input Current	5.0 V I/O	V _i = V _{SS} , On-chip pull-up resistor disabled	—	—	3	μA	
		Reset pin		—	—	3		
I _{IH}	High Level Input Current	5.0 V I/O	V _i = V _{DD} , On-chip pull-down resistor disabled	—	—	3	μA	
		Reset pin		—	—	3		
V _{IL}	Low Level Input Voltage	5.0 V I/O		- 0.5	—	V _{DD} × 0.35	V	
		Reset pin		- 0.5	—	V _{DD} × 0.35		
V _{IH}	High Level Input Voltage	5.0 V I/O		V _{DD} × 0.65	—	V _{DD} + 0.5	V	
		Reset pin		V _{DD} × 0.65	—	V _{DD} + 0.5		
V _{HYS}	Schmitt Trigger Input Voltage Hysteresis	5.0 V I/O		—	0.12 × V _{DD}	—	mV	
		Reset pin		—	0.12 × V _{DD}	—		

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_{OL}	Low Level Output Current (GPIO Sink Current)	5.0 V I/O 4 mA drive, $V_{OL} = 0.6$ V	4	—	—	mA
		5.0 V I/O 8 mA drive, $V_{OL} = 0.6$ V	8	—	—	
		5.0 V I/O 12 mA drive, $V_{OL} = 0.6$ V	12	—	—	
		5.0 V I/O 16 mA drive, $V_{OL} = 0.6$ V	16	—	—	
I_{OH}	High Level Output Current (GPIO Source Current)	5.0 V I/O 4 mA drive, $V_{OH} = V_{DD} - 0.6$ V	—	4	—	mA
		5.0 V I/O 8 mA drive, $V_{OH} = V_{DD} - 0.6$ V	—	8	—	
		5.0 V I/O 12 mA drive, $V_{OH} = V_{DD} - 0.6$ V	—	12	—	
		5.0 V I/O 16 mA drive, $V_{OH} = V_{DD} - 0.6$ V	—	16	—	
V_{OL}	Low Level Output Voltage	5.0 V 4 mA drive I/O, $I_{OL} = 4$ mA	—	—	0.6	V
		5.0 V 8 mA drive I/O, $I_{OL} = 8$ mA	—	—	0.6	
		5.0 V 12 mA drive I/O, $I_{OL} = 12$ mA	—	—	0.6	
		5.0 V 16 mA drive I/O, $I_{OL} = 16$ mA	—	—	0.6	
V_{OH}	High Level Output Voltage	5.0 V 4 mA drive I/O, $I_{OH} = 4$ mA	$V_{DD} - 0.6$	—	—	V
		5.0 V 8 mA drive I/O, $I_{OH} = 8$ mA	$V_{DD} - 0.6$	—	—	
		5.0 V 12 mA drive I/O, $I_{OH} = 12$ mA	$V_{DD} - 0.6$	—	—	
		5.0 V 16 mA drive I/O, $I_{OH} = 16$ mA	$V_{DD} - 0.6$	—	—	
R_{PU}	Internal Pull-up Resistor	$V_{DD} = 5.0$ V	—	50	—	kΩ
		$V_{DD} = 3.3$ V	—	76	—	
		$V_{DD} = 5.0$ V, On SCI0_DIO pin	7.5	15	22.5	
R_{PD}	Internal Pull-down Resistor	$V_{DD} = 5.0$ V	—	50	—	kΩ
		$V_{DD} = 3.3$ V	—	76	—	

GPTM / SCTM Characteristics

Table 20. GPTM / SCTM Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
f_{TM}	Timer Clock Source for GPTM / SCTM	—	—	—	f_{PCLK}	MHz
t_{RES}	Timer Resolution Time	—	1	—	—	$1/f_{TM}$
f_{EXT}	External Signal Frequency on Channel 0 ~ 3	—	—	—	1/2	f_{TM}
RES	Timer Resolution	—	—	—	16	bits

I²C Characteristics

Table 21. I²C Characteristics

Symbol	Parameter	Standard Mode		Fast Mode		Fast Plus Mode		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
f_{SCL}	SCL Clock Frequency	—	100	—	400	—	1000	kHz
$t_{SCL(H)}$	SCL Clock High Time	4.5	—	1.125	—	0.45	—	μs
$t_{SCL(L)}$	SCL Clock Low Time	4.5	—	1.125	—	0.45	—	μs
t_{FALL}	SCL and SDA Fall Time	—	1.3	—	0.34	—	0.135	μs
t_{RISE}	SCL and SDA Rise Time	—	1.3	—	0.34	—	0.135	μs
$t_{SU(SDA)}$	SDA Data Setup Time	500	—	125	—	50	—	ns
$t_{H(SDA)}$	SDA Data Hold Time ⁽⁵⁾	0	—	0	—	0	—	ns
	SDA Data Hold Time ⁽⁶⁾	100	—	100	—	100	—	ns
$t_{VD(SDA)}$	SDA Data Valid Time	—	1.6	—	0.475	—	0.25	μs
$t_{SU(STA)}$	START Condition Setup Time	500	—	125	—	50	—	ns
$t_{H(STA)}$	START Condition Hold Time	0	—	0	—	0	—	ns
$t_{SU(STO)}$	STOP Condition Setup Time	500	—	125	—	50	—	ns

Note: 1. Guaranteed by design, not tested in production.

2. To achieve 100 kHz standard mode, the peripheral clock frequency must be higher than 2 MHz.
3. To achieve 400 kHz fast mode, the peripheral clock frequency must be higher than 8 MHz.
4. To achieve 1 MHz fast mode plus, the peripheral clock frequency must be higher than 20 MHz.
5. The above characteristic parameters of the I²C bus timing are based on: COMBFILTEREN = 0 and SEQFILTER = 00.
6. The above characteristic parameters of the I²C bus timing are based on: COMBFILTEREN = 1 and SEQFILTER = 00.




Figure 7. I²C Timing Diagram

SPI Characteristics

Table 22. SPI Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
SPI Master Mode						
f_{SCK}	SPI Master Output SCK Clock Frequency	Master mode, SPI peripheral clock frequency f_{PCLK}	—	—	$f_{PCLK}/2$	MHz
$t_{SCK(H)}$ $t_{SCK(L)}$	SCK Clock High / Low Time	—	$t_{SCK}/2 - 2$	—	$t_{SCK}/2 + 1$	ns
$t_{V(MO)}$	Data Output Valid Time	—	—	—	5	ns
$t_{H(MO)}$	Data Output Hold Time	—	2	—	—	ns
$t_{SU(MI)}$	Data Input Setup Time	—	5	—	—	ns
$t_{H(MI)}$	Data Input Hold Time	—	5	—	—	ns
SPI Slave Mode						
f_{SCK}	SPI Slave Input SCK Clock Frequency	Slave mode, SPI peripheral clock frequency f_{PCLK}	—	—	$f_{PCLK}/3$	MHz
$Duty_{SCK}$	SPI Slave Input SCK Clock Duty Cycle	—	30	—	70	%
$t_{SU(SEL)}$	SEL Enable Setup Time	—	$3 \times t_{PCLK}$	—	—	ns
$t_{H(SEL)}$	SEL Enable Hold Time	—	$2 \times t_{PCLK}$	—	—	ns
$t_{A(SO)}$	Data Output Access Time	—	—	—	$3 \times t_{PCLK}$	ns
$t_{DIS(SO)}$	Data Output Disable Time	—	—	—	10	ns
$t_{V(SO)}$	Data Output Valid Time	—	—	—	25	ns
$t_{H(SO)}$	Data Output Hold Time	—	15	—	—	ns
$t_{SU(SI)}$	Data Input Setup Time	—	5	—	—	ns
$t_{H(SI)}$	Data Input Hold Time	—	4	—	—	ns

Note: 1. f_{SCK} is SPI output/input clock frequency and $t_{SCK} = 1/f_{SCK}$.

2. f_{PCLK} is SPI peripheral clock frequency and $t_{PCLK} = 1/f_{PCLK}$.




Figure 8. SPI Timing Diagram – SPI Master Mode




Figure 9. SPI Timing Diagram – SPI Slave Mode with CPHA = 1

USB Characteristics

The USB interface is USB-IF certified - Full Speed.

Table 23. USB DC Electrical Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{USB}	USB Operating Voltage	—	3.0	—	3.6	V
V_{DI}	Differential Input Sensitivity	$ USBDP-USBDM $	0.2	—	—	V
V_{CM}	Common Mode Voltage Range	—	0.8	—	2.5	V
V_{SE}	Single-ended Receiver Threshold	—	0.8	—	2.0	V
V_{OL}	Pad Output Low Voltage	1.5 kΩ R_L to V_{REGO}	0	—	0.3	V
V_{OH}	Pad Output High Voltage		2.8	—	3.6	V
V_{CRS}	Differential Output Signal Cross-point Voltage		1.3	—	2.0	V
Z_{DRV}	Driver Output Resistance	—	—	10	—	Ω
C_{IN}	Transceiver Pad Capacitance	—	—	—	20	pF

Note: 1. Guaranteed by design, not tested in production.

2. Owing to the on-chip USB voltage regulator output is internally connected to the USB driver, the on-chip USB voltage regulator has to be set to 3.3 V voltage output for the full USB electrical characteristics when the MCU USB functionality is active.

3. R_L is the resistor load connected to the USB driver USBDP.




Figure 10. USB Signal Rise Time, Fall Time and Cross-Point Voltage (V_{CRS}) Definition

Table 24. USB AC Electrical Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
t_R	Rise Time	$C_L = 50$ pF	4	—	20	ns
t_F	Fall Time	$C_L = 50$ pF	4	—	20	ns
$t_{R/F}$	Rise Time / Fall Time Matching	$t_{R/F} = t_R / t_F$	90	—	110	%


6 Package Information

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the [Holtek website](#) for the latest version of the [Package/Carton Information](#).

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information


SAW Type 32-pin QFN (4mm × 4mm × 0.75mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	0.028	0.030	0.031
A1	0.000	0.001	0.002
A3	—	0.008 BSC	—
b	0.006	0.008	0.010
D	—	0.157 BSC	—
E	—	0.157 BSC	—
e	—	0.016 BSC	—
D2	0.104	0.106	0.108
E2	0.104	0.106	0.108
L	0.014	0.016	0.018
K	0.008	—	—

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	—	0.203 BSC	—
b	0.15	0.20	0.25
D	—	4.00 BSC	—
E	—	4.00 BSC	—
e	—	0.40 BSC	—
D2	2.65	2.70	2.75
E2	2.65	2.70	2.75
L	0.35	0.40	0.45
K	0.20	—	—


SAW Type 46-pin QFN (6.5mm × 4.5mm × 0.75mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	0.028	0.030	0.031
A1	0.000	0.001	0.002
A3	—	0.008 BSC	—
b	0.006	0.008	0.010
D	—	0.256 BSC	—
E	—	0.177 BSC	—
e	—	0.016 BSC	—
D2	0.199	0.201	0.203
E2	0.120	0.122	0.124
L	0.014	0.016	0.018
K	0.008	—	—

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	—	0.203 BSC	—
b	0.15	0.20	0.25
D	—	6.50 BSC	—
E	—	4.50 BSC	—
e	—	0.40 BSC	—
D2	5.05	5.10	5.15
E2	3.05	3.10	3.15
L	0.35	0.40	0.45
K	0.20	—	—

48-pin LQFP (7mm × 7mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	—	0.354 BSC	—
B	—	0.276 BSC	—
C	—	0.354 BSC	—
D	—	0.276 BSC	—
E	—	0.020 BSC	—
F	0.007	0.009	0.011
G	0.053	0.055	0.057
H	—	—	0.063
I	0.002	—	0.006
J	0.018	0.024	0.030
K	0.004	—	0.008
α	0°	—	7°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	—	9.0 BSC	—
B	—	7.0 BSC	—
C	—	9.0 BSC	—
D	—	7.0 BSC	—
E	—	0.5 BSC	—
F	0.17	0.22	0.27
G	1.35	1.4	1.45
H	—	—	1.60
I	0.05	—	0.15
J	0.45	0.60	0.75
K	0.09	—	0.20
α	0°	—	7°



Singel 3 | B-2550 Kontich | Belgium | Tel. +32 (0)3 458 30 33
info@alcom.be | www.alcom.be
Rivium 1e straat 52 | 2909 LE Capelle aan den IJssel | The Netherlands
Tel. +31 (0)10 288 25 00 | info@alcom.nl | www.alcom.nl

Copyright© 2022 by HOLTEK SEMICONDUCTOR INC. All Rights Reserved.

The information provided in this document has been produced with reasonable care and attention before publication, however, HOLTEK does not guarantee that the information is completely accurate. The information contained in this publication is provided for reference only and may be superseded by updates. HOLTEK disclaims any expressed, implied or statutory warranties, including but not limited to suitability for commercialization, satisfactory quality, specifications, characteristics, functions, fitness for a particular purpose, and non-infringement of any third-party's rights. HOLTEK disclaims all liability arising from the information and its application. In addition, HOLTEK does not recommend the use of HOLTEK's products where there is a risk of personal hazard due to malfunction or other reasons. HOLTEK hereby declares that it does not authorise the use of these products in life-saving, life-sustaining or safety critical components. Any use of HOLTEK's products in life-saving/sustaining or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold HOLTEK harmless from any damages, claims, suits, or expenses resulting from such use. The information provided in this document, including but not limited to the content, data, examples, materials, graphs, and trademarks, is the intellectual property of HOLTEK (and its licensors, where applicable) and is protected by copyright law and other intellectual property laws. No license, express or implied, to any intellectual property right, is granted by HOLTEK herein. HOLTEK reserves the right to revise the information described in the document at any time without prior notice. For the latest information, please contact us.