



---

# HT32F54231/HT32F54241 HT32F54243/HT32F54253 Datasheet

**32-Bit Arm® Cortex®-M0+ 5V Touch Microcontroller,  
up to 128 KB Flash and 16 KB SRAM with 1 MSPS ADC,  
Touch Key, DIV, CMP, USART, UART, SPI, I<sup>2</sup>C, GPTM, SCTM,  
BFTM, MCTM, PDMA, LED Controller, CRC, RTC and WDT**



Singel 3 | B-2550 Kontich | Belgium | Tel. +32 (0)3 458 30 33  
info@alcom.be | www.alcom.be  
Rivium 1e straat 52 | 2909 LE Capelle aan den IJssel | The Netherlands  
Tel. +31 (0)10 288 25 00 | info@alcom.nl | www.alcom.nl

Revision: V1.00 Date: February 18, 2022

[www.holtek.com](http://www.holtek.com)

## Table of Contents

<b>1</b>	<b>General Description</b> .....	<b>6</b>
<b>2</b>	<b>Features</b> .....	<b>7</b>
	Core .....	7
	On-Chip Memory .....	7
	Flash Memory Controller – FMC.....	7
	Reset Control Unit – RSTCU .....	8
	Clock Control Unit – CKCU.....	8
	Power Management Control Unit – PWRCU .....	8
	External Interrupt/Event Controller – EXTI .....	9
	Analog to Digital Converter – ADC .....	9
	Comparator – CMP.....	9
	I/O Ports – GPIO.....	10
	Motor Control Timer – MCTM .....	10
	General-Purpose Timer – GPTM .....	10
	Single-Channel Timers – SCTM .....	11
	Basic Function Timers – BFTM.....	11
	Watchdog Timer – WDT.....	11
	Real Time Clock – RTC .....	12
	Inter-Integrated Circuit – I <sup>2</sup> C .....	12
	Serial Peripheral Interface – SPI .....	12
	Universal Synchronous Asynchronous Receiver Transmitter – USART .....	13
	Universal Asynchronous Receiver Transmitter – UART .....	13
	Cyclic Redundancy Check – CRC .....	14
	Peripheral Direct Memory Access – PDMA .....	14
	Hardware Divider – DIV .....	14
	LED Controller – LEDC.....	15
	Touch Key .....	15
	Debug Support.....	15
	Package and Operation Temperature.....	15
<b>3</b>	<b>Overview</b> .....	<b>16</b>
	Device Information.....	16
	Block Diagram .....	17
	Memory Map.....	19
	Clock Structure .....	24
<b>4</b>	<b>Pin Assignment</b> .....	<b>25</b>

<b>5 Electrical Characteristics</b> .....	<b>37</b>
Absolute Maximum Ratings .....	37
Recommended DC Operating Conditions .....	37
On-Chip LDO Voltage Regulator Characteristics .....	37
On-Chip Ultra-low Power LDO Voltage Regulator Characteristics .....	38
Power Consumption .....	38
Reset and Supply Monitor Characteristics .....	41
External Clock Characteristics .....	41
Internal Clock Characteristics .....	43
System PLL Characteristics .....	43
Memory Characteristics .....	44
I/O Port Characteristics .....	44
ADC Characteristics .....	45
Internal Reference Voltage Characteristics .....	47
Comparator Characteristics .....	47
GPTM/MCTM/SCTM Characteristics .....	48
I <sup>2</sup> C Characteristics .....	49
SPI Characteristics .....	50
<b>6 Package Information</b> .....	<b>52</b>
28-pin SSOP (150mil) Outline Dimensions .....	53
SAW Type 32-pin QFN (4mm × 4mm × 0.75mm) Outline Dimensions .....	54
SAW Type 46-pin QFN (6.5mm × 4.5mm × 0.75mm) Outline Dimensions .....	55
48-pin LQFP (7mm × 7mm) Outline Dimensions .....	56
64-pin LQFP (7mm × 7mm) Outline Dimensions .....	57

## List of Tables

Table 1. Features and Peripheral List.....	16
Table 2. HT32F54231/HT32F54241 Register Map .....	21
Table 3. HT32F54243/HT32F54253 Register Map.....	22
Table 4. HT32F5231/54241 Series Pin Assignment for 28SSOP, 32/46QFN, 48LQFP Package .	30
Table 5. HT32F54343/54253 Series Pin Assignment for 32/46QFN, 48/64LQFP Package .....	31
Table 6. HT32F54231/HT32F54241 Pin Description .....	33
Table 7. HT32F54243/HT32F54253 Pin Description .....	35
Table 8. Absolute Maximum Ratings.....	37
Table 9. Recommended DC Operating Conditions.....	37
Table 10. LDO Characteristics .....	37
Table 11. ULDO Characteristics.....	38
Table 12. HT32F54231/HT32F54241 Power Consumption Characteristics .....	38
Table 13. HT32F54243/HT32F54253 Power Consumption Characteristics .....	40
Table 14. V <sub>DD</sub> Power Reset Characteristics .....	41
Table 15. LVD/BOD Characteristics.....	41
Table 16. High Speed External Clock (HSE) Characteristics.....	41
Table 17. Low Speed External Clock (LSE) Characteristics .....	42
Table 18. High Speed Internal Clock (HSI) Characteristics .....	43
Table 19. Low Speed Internal Clock (LSI) Characteristics.....	43
Table 20. System PLL Characteristics .....	43
Table 21. Flash Memory Characteristics.....	44
Table 22. I/O Port Characteristics .....	44
Table 23. ADC Characteristics .....	45
Table 24. Internal Reference Voltage Characteristics.....	47
Table 25. Comparator Characteristics .....	47
Table 26. GPTM/MCTM/SCTM Characteristics.....	48
Table 27. I <sup>2</sup> C Characteristics.....	49
Table 28. SPI Characteristics.....	50

## List of Figures

Figure 1. HT32F54231/HT32F54241 Block Diagram .....	17
Figure 2. HT32F54243/HT32F54253 Block Diagram .....	18
Figure 3. HT32F54231/HT32F54241 Memory Map.....	19
Figure 4. HT32F54243/HT32F54253 Memory Map.....	20
Figure 5. Clock Structure .....	24
Figure 6. HT32F54231/HT32F54241 28-pin SSOP Pin Assignment.....	25
Figure 7. HT32F5231/HT32F54241/HT32F54343/HT32F54253 32-pin QFN Pin Assignment .....	26
Figure 8. HT32F5231/HT32F54241/HT32F54343/HT32F54253 46-pin QFN Pin Assignment .....	27
Figure 9. HT32F5231/HT32F54241/HT32F54343/HT32F54253 48-pin LQFP Pin Assignment ...	28
Figure 10. HT32F54343/HT32F54253 64-pin LQFP Pin Assignment .....	29
Figure 11. ADC Sampling Network Model .....	46
Figure 12. I <sup>2</sup> C Timing Diagram.....	49
Figure 13. SPI Timing Diagrams – SPI Master Mode .....	51
Figure 14. SPI Timing Diagrams – SPI Slave Mode with CPHA = 1.....	51

# 1 General Description

The Holtek HT32F54231/HT32F54241/HT32F54243/HT32F54253 devices are high performance, low power consumption 32-bit microcontrollers based around an Arm® Cortex®-M0+ processor core. The Cortex®-M0+ is a next-generation processor core which is tightly coupled with Nested Vectored Interrupt Controller (NVIC), SysTick timer and including advanced debug support.

The devices operate at a frequency of up to 60 MHz with a Flash accelerator to obtain maximum efficiency. It provides up to 128 KB of embedded Flash memory for code/data storage and up to 16 KB of embedded SRAM memory for system operation and application program usage. A variety of peripherals, such as as Hardware Divider DIV, PDMA, ADC, I<sup>2</sup>C, USART, UART, SPI, GPTM, SCTM, BFTM, MCTM, CRC-16/32, RTC, WDT, Touch key, LED controller and SW-DP (Serial Wire Debug Port), etc., are also implemented in the device series. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features ensure that the devices are suitable for use in a wide range of applications, especially in areas such as washing machines, refrigerators, electric pressure cookers, high-speed blenders, rice cookers and so on.

**arm** CORTEX

## 2 Features

### Core

- 32-bit Arm® Cortex®-M0+ processor core
- Up to 60 MHz operating frequency
- Single-cycle multiplication
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M0+ processor is a very low gate count, highly energy efficient processor that is intended for microcontroller and deeply embedded applications that require an area optimized, low-power processor. The processor is based on the ARMv6-M architecture and supports Thumb® instruction sets, single-cycle I/O ports, hardware multiplier and low latency interrupt respond time.

### On-Chip Memory

- Up to 128 KB on-chip Flash memory for instruction/data and options storage
- Up to 16 KB on-chip SRAM
- Supports multiple booting modes

The Arm® Cortex®-M0+ processor accesses and debug accesses share the single external interface to external AHB peripherals. The processor accesses take priority over debug accesses. The maximum address range of the Cortex®-M0+ is 4 GB since it has a 32-bit bus address width. Additionally, a pre-defined memory map is provided by the Cortex®-M0+ processor to reduce the software complexity of repeated implementation by different device vendors. However, some regions are used by the Arm® Cortex®-M0+ system peripherals. Refer to the Arm® Cortex®-M0+ Technical Reference Manual for more information. Figure 3 ~ 4 in the Overview chapter shows the memory map of the HT32F54231/HT32F54241/HT32F54243/HT32F54253 series devices, including code, SRAM, peripheral and other pre-defined regions.

### Flash Memory Controller – FMC

- Flash accelerator for maximum efficiency
- 32-bit word programming with In System Programming Interface (ISP) and In Application Programming (IAP)
- Flash protection capability to prevent illegal access

The Flash Memory Controller, FMC, provides all the necessary functions and pre-fetch buffer for the embedded on-chip Flash Memory. Since the access speed of the Flash Memory is slower than the CPU, a wide access interface with a pre-fetch buffer is provided for the Flash Memory in order to reduce the CPU waiting time which will cause CPU instruction execution delays. Flash Memory word program/page erase functions are also provided.

## Reset Control Unit – RSTCU

- Supply supervisor
  - Power On Reset / Power Down Reset – POR / PDR
  - Brown Out Detector – BOD
  - Programmable Low Voltage Detector – LVD

The Reset Control Unit, RSTCU, has three kinds of reset, a power on reset, a system reset and an APB unit reset. The power on reset, known as a cold reset, resets the full system during power up. A system reset resets the processor core and peripheral IP components with the exception of the SW-DP controller. The resets can be triggered by external signals, internal events and the reset generators.

## Clock Control Unit – CKCU

- External 4 to 16 MHz crystal oscillator
- External 32,768 Hz crystal oscillator
- Internal 8 MHz RC oscillator trimmed to  $\pm 2\%$  accuracy at 5 V operating voltage and 25 °C operating temperature
- Internal 32 kHz RC oscillator
- Integrated system clock PLL
- Independent clock divider and gating bits for peripheral clock sources

The Clock Control Unit, CKCU, provides a range of oscillators and clock functions. These include a High Speed Internal RC oscillator (HSI), a High Speed External crystal oscillator (HSE), a Low Speed Internal RC oscillator (LSI), a Low Speed External crystal oscillator (LSE), a Phase Lock Loop (PLL), an HSE clock monitor, clock pre-scalers, clock multiplexers, APB clock divider and gating circuitry. The clocks of the AHB, APB and Cortex®-M0+ are derived from the system clock (CK\_SYS) which can source from the HSI, HSE, LSI, LSE or system PLL. The Watchdog Timer and Real Time Clock (RTC) use either the LSI or LSE as their clock source.

## Power Management Control Unit – PWRCU

- Single  $V_{DD}$  power supply: 2.5 V to 5.5 V
- Integrated 1.5 V LDO regulator for CPU core, peripherals and memories power supply
- Two power domains:  $V_{DD}$  and  $V_{CORE}$
- Three power saving modes: Sleep, Deep-Sleep1 and Deep-Sleep2

Power consumption can be regarded as one of the most important issues for many embedded system applications. Accordingly the Power Control Unit, PWRCU, in the devices provide many types of power saving modes such as Sleep, Deep-Sleep1 and Deep-Sleep2 modes. These operating modes reduce the power consumption and allow the application to achieve the best trade-off between the conflicting demands of CPU operating time, speed and power consumption.



## External Interrupt / Event Controller – EXTI

- Up to 16 EXTI lines with configurable trigger sources and types
- All GPIO pins can be selected as EXTI trigger source
- Source trigger type includes high level, low level, negative edge, positive edge or both edges
- Individual interrupt enable, wake-up enable and status bits for each EXTI line
- Software interrupt trigger mode for each EXTI line
- Integrated deglitch filter for short pulse blocking

The External Interrupt / Event Controller, EXTI, comprises 16 edge detectors which can generate a wake-up event or interrupt requests independently. Each EXTI line can also be masked independently.

## Analog to Digital Converter – ADC

- 12-bit SAR ADC engine
- Up to 1 Msps conversion rate
- Up to 10 external analog input channels

A 12-bit multi-channel Analog to Digital Converter is integrated in the devices. There are multiplexed channels, which include up to 10 external analog signal channels and 3 internal channels. If the input voltage is required to remain within a specific threshold window, an Analog Watchdog function will monitor and detect these signals. An interrupt will then be generated to inform the device that the input voltage is not within the preset threshold levels. There are three conversion modes to convert an analog signal to digital data. The A/D Conversion can be operated in one shot, continuous and discontinuous conversion modes.

## Comparator – CMP

- Rail-to-rail comparator
- Each comparator has configurable negative input used for flexible voltage selection
  - Dedicated I/O pin
  - Internal voltage reference provided by 8-bit scaler
- Programmable hysteresis
- Programming respond speed and consumption
- Comparator output can be routed to I/O or to multiple timers or ADC trigger inputs
- 8-bit scaler can be configurable to dedicated I/O for voltage reference
- Comparator has interrupt generation capability with wakeup from Sleep or Deep Sleep1 mode through the EXTI controller

The two general purpose comparators, CMP, are implemented within the devices. They can be configured either as standalone comparators or combined with the different kinds of peripheral IP. Each comparator is capable of asserting interrupts to the NVIC or waking up the CPU from the Sleep or Deep Sleep1 mode through the EXTI wakeup event management unit.

## I/O Ports – GPIO

- Up to 54 GPIOs
- Port A, B, C, D are mapped as 16 external interrupts – EXTI
- Almost all I/O pins have a configurable output driving current

There are up to 54 General Purpose I/O pins, GPIO, for the implementation of logic input/output functions. Each of the GPIO ports has a series of related control and configuration registers to maximize flexibility and to meet the requirements of a wide range of applications.

The GPIO ports are pin-shared with other alternative functions to obtain maximum functional flexibility on the package pins. The GPIO pins can be used as alternative functional pins by configuring the corresponding registers regardless of the input or output pins. The external interrupts on the GPIO pins of the device have related control and configuration registers in the External Interrupt Control Unit, EXTI.

## Motor Control Timer – MCTM

- 16-bit up/down auto-reload counter
- 16-bit programmable prescaler allowing counter clock frequency division by any factor between 1 and 65536
- Input Capture function
- Compare Match Output
- PWM waveform generation with Edge-aligned and Center-aligned Counting Modes
- Single Pulse Mode Output
- Complementary Outputs with programmable dead-time insertion
- Supports 3-phase motor control and hall sensor interface
- Break input to force the timer's output signals into a reset or fixed condition

The Motor Control Timer consists of one 16-bit up/down counter; four 16-bit Capture/Compare Registers (CCRs), one 16-bit Counter Reload Register (CRR), one 8-bit repetition counter and several control/status registers. It can be used for a variety of purposes including measuring the pulse widths of input signals or generating output waveforms such as compare match outputs, PWM outputs or complementary PWM outputs with dead-time insertion. The MCTM is capable of offering full functional support for motor control, hall sensor interfacing and brake input.

## General-Purpose Timer – GPTM

- 16-bit up/down auto-reload counter
- Up to 4 independent channels
- 16-bit programmable prescaler allowing counter clock frequency division by any factor between 1 and 65536
- Input Capture function
- Compare Match Output
- PWM waveform generation with Edge-aligned and Center-aligned Counting Modes
- Single Pulse Mode Output
- Encoder interface controller with two inputs using quadrature decoder

The General Purpose Timer consists of one 16-bit up/down-counter, four 16-bit Capture/Compare Registers (CCRs), one 16-bit Counter Reload Register (CRR) and several control/status registers. They can be used for a variety of purposes including general time measurement, input signal pulse width measurement, output waveform generation such as single pulse generation or PWM output generation. The GPTM supports an Encoder Interface using a decoder with two inputs.

## Single-Channel Timers – SCTM

- 16-bit up auto-reload counter
- One channel for each timer
- 16-bit programmable prescaler that allows division of the counter clock frequency by any factor between 1 and 65536
- Input Capture function
- Compare Match Output
- PWM waveform generation with Edge-aligned

The Single Channel Timer Module, SCTM, consists of one 16-bit up-counter, one 16-bit Capture/Compare Register (CCR), one 16-bit Counter Reload Register (CRR) and several control/status registers. It can be used for a variety of purposes including general timer, input signal pulse width measurement or output waveform generation such as PWM output.

## Basic Function Timers – BFTM

- 32-bit compare match count-up counter – no I/O control features
- One shot mode – counting stops after a match condition
- Repetitive mode – restarts counter after a match condition

The Basic Function Timer is a simple count-up 32-bit counter designed to measure time intervals and generate a one shot or repetitive interrupts. The BFTM operates in two functional modes, repetitive or one shot mode. In the repetitive mode the BFTM restarts the counter when a compare match event occurs. The BFTM also supports a one shot mode which forces the counter to stop counting when a compare match event occurs.

## Watchdog Timer – WDT

- 12-bit count-down counter with 3-bit prescaler
- Reset event for the system
- Programmable watchdog timer window function
- Register write protection function

The Watchdog Timer is a hardware timing circuit that can be used to detect system failures due to software malfunctions. It includes a 12-bit count-down counter, a prescaler, a WDT delta value register, a WDT operation control circuitry and a WDT protection mechanism. If the software does not reload the counter value before a Watchdog Timer underflow occurs, a reset will be generated when the counter underflows. In addition, a reset is also generated if the software reloads the counter when the counter value is greater than the WDT delta value. This means the counter must

be reloaded within a limited timing window using a specific method. The Watchdog Timer counter can be stopped while the processor is in the debug mode. There is a register write protect function which can be enabled to prevent it from changing the Watchdog Timer configuration unexpectedly.

## Real Time Clock – RTC

- 24-bit count-up counter with a programmable prescaler
- Alarm function
- Interrupt and Wake-up event

The Real Time Clock, RTC, includes an APB interface, a 24-bit count-up counter, a control register, a prescaler, a compare register and a status register. The RTC counter is used as a wake-up timer to generate a system resume signal from the power saving modes.

## Inter-Integrated Circuit – I<sup>2</sup>C

- Supports both master and slave modes with a frequency of up to 1 MHz
- Provides an arbitration function and clock synchronization
- Supports 7-bit and 10-bit addressing modes and general call addressing
- Supports slave multi-addressing mode using address mask function

The I<sup>2</sup>C is an internal circuit allowing communication with an external I<sup>2</sup>C interface which is an industry standard two-line serial interface used for connection to external hardware. These two serial lines are known as a serial data line, SDA, and a serial clock line, SCL. The I<sup>2</sup>C module provides three data transfer rates: (1) 100 kHz in the Standard mode, (2) 400 kHz in the Fast mode and (3) 1 MHz in the Fast plus mode. The SCL period generation register is used to setup different kinds of duty cycle implementations for the SCL pulse.

The SDA line which is connected directly to the I<sup>2</sup>C bus is a bi-directional data line between the master and slave devices and is used for data transmission and reception. The I<sup>2</sup>C also has an arbitration detection and clock synchronization function to prevent situations where more than one master attempts to transmit data to the I<sup>2</sup>C bus at the same time.

## Serial Peripheral Interface – SPI

- Supports both master and slave modes
- Frequency of up to ( $f_{\text{PCLK}}/2$ ) MHz for the master mode and ( $f_{\text{PCLK}}/3$ ) MHz for the slave mode
- FIFO Depth: 8 levels
- Multi-master and multi-slave operation

The Serial Peripheral Interface, SPI, provides an SPI protocol data transmit and receive function in both master and slave modes. The SPI interface uses 4 pins, which are the serial data input and output lines MISO and MOSI, the clock line, SCK, and the slave select line, SEL. One SPI device acts as a master device which controls the data flow using the SEL and SCK signals to indicate the start of data communication and the data sampling rate. To receive a data byte, the streamed data bits are latched on a specific clock edge and stored in the data register or in the RX FIFO. Data

transmission is carried out in a similar way but in a reverse sequence. The mode fault detection provides a capability for multi-master applications.

## Universal Synchronous Asynchronous Receiver Transmitter – USART

- Supports both asynchronous and clocked synchronous serial communication modes
- Asynchronous operating baud rate up to ( $f_{PCLK}/16$ ) MHz and synchronous operating rate up to ( $f_{PCLK}/8$ ) MHz
- Full duplex communication
- Fully programmable serial communication characteristics including
  - Word length: 7, 8 or 9-bit character
  - Parity: Even, odd or no-parity bit generation and detection
  - Stop bit: 1 or 2 stop bit generation
  - Bit order: LSB-first or MSB-first transfer
- Error detection: Parity, overrun and frame error
- Auto hardware flow control mode – RTS, CTS
- IrDA SIR encoder and decoder
- RS485 mode with output enable control
- FIFO Depth: 8-level for both receiver and transmitter

The Universal Synchronous Asynchronous Receiver Transceiver, USART, provides a flexible full duplex data exchange using synchronous or asynchronous data transfer. The USART is used to translate data between parallel and serial interfaces, and is commonly used for RS232 standard communication. The USART peripheral function supports four types of interrupt including Line Status Interrupt, Transmitter FIFO Empty Interrupt, Receiver Threshold Level Reaching Interrupt and Time Out Interrupt. The USART module includes a transmitter FIFO, TX FIFO, and receiver FIFO, RX FIFO. The software can detect a USART error status by reading the Line Status Register, LSR. The status includes the type and the condition of transfer operations as well as several error conditions resulting from Parity, Overrun, Framing and Break events.

## Universal Asynchronous Receiver Transmitter – UART

- Asynchronous serial communication operating baud-rate up to  $f_{PCLK}/16$  MHz
- Full duplex communication
- Fully programmable serial communication characteristics including
  - Word length: 7, 8 or 9-bit character
  - Parity: Even, odd or no-parity bit generation and detection
  - Stop bit: 1 or 2 stop bit generation
  - Bit order: LSB-first or MSB-first transfer
- Error detection: Parity, overrun and frame error

The Universal Asynchronous Receiver Transceiver, UART, provides a flexible full duplex data exchange using asynchronous transfer. The UART is used to translate data between parallel and serial interfaces, and is commonly used for RS232 standard communication. The UART peripheral function supports Line Status Interrupt. The software can detect a UART error status by reading the Line Status Register, LSR. The status includes the type and the condition of transfer operations as well as several error conditions resulting from Parity, Overrun, Framing and Break events.

## Cyclic Redundancy Check – CRC

- Supports CRC16 polynomial: 0x8005,  
 $X^{16} + X^{15} + X^2 + 1$
- Supports CCITT CRC16 polynomial: 0x1021,  
 $X^{16} + X^{12} + X^5 + 1$
- Supports IEEE-802.3 CRC32 polynomial: 0x04C11DB7,  
 $X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$
- Supports 1's complement, byte reverse & bit reverse operation on data and checksum
- Supports byte, half-word & word data size
- Programmable CRC initial seed value
- CRC computation executed in 1 AHB clock cycle for 8-bit data and 4 AHB clock cycles for 32-bit data

The CRC calculation unit is an error detection technique test algorithm and is used to verify data transmission or storage data correctness. A CRC calculation takes a data stream or a block of data as its input and generates a 16-bit or 32-bit output remainder. Ordinarily, a data stream is suffixed by a CRC code and used as a checksum when being sent or stored. Therefore, the received or restored data stream is calculated by the same generator polynomial as described above. If the new CRC code result does not match the one calculated earlier, that means the data stream contains a data error.

## Peripheral Direct Memory Access – PDMA

- 6 channels with trigger source grouping
- 8-bit, 16-bit and 32-bit width data transfer
- Supports Address increment, decrement and fixed modes
- 4-level programmable channel priority
- Auto reload mode
- Supports trigger source  
ADC, SPI, USART, UART, I<sup>2</sup>C, MCTM, GPTM and software request

The Peripheral Direct Memory Access controller, PDMA, moves data between the peripherals and the system memory on the AHB bus. Each PDMA channel has a source address, destination address, block length and transfer count. The PDMA can exclude the CPU intervention and avoid interrupt service routine execution. It improves system performance as the software does not need to connect each data movement operation.

## Hardware Divider – DIV

- Signed/unsigned 32-bit divider
- Calculate in 8 clock cycles, load in 1 clock cycle
- Division by zero error flag

The divider is the truncated division and needs a software triggered start signal by using the control register “START” bit. After 8 clock cycles, the divider calculate complete flag will be set to 1, and if the divisor register data is zero, the division by zero error flag will be set to 1.



## LED Controller – LEDC

- Driver 8-segment digital tubes up to 12
- Support 8-segment digital tube with common anode or common cathode
- Support frame interrupt
- Three frequency sources: LSI, LSE and PCLK
- The LED light on/off can be controlled by the deadtime setting

The LED Controller is used to drive 8-segment digital tubes. These devices can driver 8-segment digital tubes up to 12. Users can flexibly configure the pin position and number of the COMs according to the digital tubes in the application. In a complete frame period,  $t_{frame}$ , the enabled COMs will be scanned from small to large. Assuming that four 8-segment LEDs are used, the COM0, the COM5, the COM6 and the COM7 are enabled, the COM0, the COM5, the COM6 and the COM7 will be scanned successively in a complete frame period. The scanning time of each COM port is equal to  $1/4 t_{frame}$ , which is subdivided into deadtime duty and COM duty. Users can adjust the deadtime duty to change the LED brightness.

## Touch Key

- Integrate the Key oscillators and the Reference oscillators. Every four Key oscillators are matched with one Reference oscillator for detection
- Reference oscillator internal capacitor support 1024 levels for frequency matching
- Three scan modes: Manual Mode, Auto Scan Mode and Periodic Auto Scan Mode
- Support detection in the Sleep, Deep-Sleep1 and Deep-Sleep2 modes
- Judge whether the Touch KEY is pressed or released through the hardware

All touch keys share a set of register array, which is used to store the reference oscillator capacitor setting and the touch key detection results. In addition, each touch key corresponds to a pair of upper / lower limit comparison registers, which are used to store the upper / lower limit threshold values. The hardware judges that an touch key is pressed or released according to the value stored in these registers.

Support detection in the Sleep, Deep-Sleep1 and Deep-Sleep2 modes. If the detected results conform to the condition that an touch key is pressed or released, the system will be wake-up and returned to normal mode.

## Debug Support

- Serial Wire Debug Port – SW-DP
- 4 comparators for hardware breakpoints or code / literal patches
- 2 comparators for hardware watch points

## Package and Operation Temperature

- 28-pin SSOP, 32 / 46-pin QFN and 48 / 64-pin LQFP packages
- Operation temperature range: -40 °C to +85 °C

# 3 Overview

## Device Information

**Table 1. Features and Peripheral List**

Peripherals		HT32F54231	HT32F54241	HT32F54243	HT32F54253
Main Flash (KB)		32	63	64	127
Option Bytes Flash (KB)		1	1	1	1
SRAM (KB)		4	8	8	16
Timers	MCTM	1		1	
	GPTM	1		1	
	SCTM	2		4	
	BFTM	2		2	
	WDT	1		1	
	RTC	1		1	
Communication	SPI	2		2	
	USART	1		2	
	UART	2		4	
	I <sup>2</sup> C	2		3	
Hardware Divider				1	
CRC-16/32				1	
PDMA		—		6 channels	
EXTI				16	
12-bit ADC				1	
Number of channels				Max. 10 channels	
Comparator		—		2	
GPIO		Up to 40		Up to 54	
LED controller		Up to 8 × 8-segment		Up to 12 × 8-segment	
Touch key		24		28	
CPU frequency				Up to 60 MHz	
Operating voltage				2.5 V ~ 5.5 V	
Operating temperature				-40 °C ~ 85 °C	
Package		28-pin SSOP 32 / 46-pin QFN, 48-pin LQFP		32 / 46-pin QFN, 48 / 64-pin LQFP	



## Block Diagram




Figure 1. HT32F54231/HT32F54241 Block Diagram




Figure 2. HT32F5423/HT32F54253 Block Diagram

## Memory Map




Figure 3. HT32F54231/HT32F54241 Memory Map




Figure 4. HT32F54243/HT32F54253 Memory Map

**Table 2. HT32F54231/HT32F54241 Register Map**

Start Address	End Address	Peripheral	Bus
0x4000_0000	0x4000_0FFF	USART	APB
0x4000_1000	0x4000_1FFF	UART0	
0x4000_2000	0x4000_3FFF	Reserved	
0x4000_4000	0x4000_4FFF	SPI0	
0x4000_5000	0x4000_FFFF	Reserved	
0x4001_0000	0x4001_0FFF	ADC	
0x4001_1000	0x4001_9FFF	Reserved	
0x4001_A000	0x4001_AFFF	TKEY	
0x4001_B000	0x4002_1FFF	Reserved	
0x4002_2000	0x4002_2FFF	AFIO	
0x4002_3000	0x4002_3FFF	Reserved	
0x4002_4000	0x4002_4FFF	EXTI	
0x4002_5000	0x4002_BFFF	Reserved	
0x4002_C000	0x4002_CFFF	MCTM	
0x4002_D000	0x4003_3FFF	Reserved	
0x4003_4000	0x4003_4FFF	SCTM0	
0x4003_5000	0x4004_0FFF	Reserved	
0x4004_1000	0x4004_1FFF	UART1	
0x4004_2000	0x4004_3FFF	Reserved	
0x4004_4000	0x4004_4FFF	SPI1	
0x4004_5000	0x4004_7FFF	Reserved	
0x4004_8000	0x4004_8FFF	I <sup>2</sup> C0	
0x4004_9000	0x4004_9FFF	I <sup>2</sup> C1	
0x4004_A000	0x4005_9FFF	Reserved	
0x4005_A000	0x4005_AFFF	LEDC	
0x4005_B000	0x4006_7FFF	Reserved	
0x4006_8000	0x4006_8FFF	WDT	
0x4006_9000	0x4006_9FFF	Reserved	
0x4006_A000	0x4006_AFFF	RTC & PWRCU	
0x4006_B000	0x4006_DFFF	Reserved	
0x4006_E000	0x4006_EFFF	GPTM	
0x4006_F000	0x4007_3FFF	Reserved	
0x4007_4000	0x4007_4FFF	SCTM1	
0x4007_5000	0x4007_5FFF	Reserved	
0x4007_6000	0x4007_6FFF	BFTM0	
0x4007_7000	0x4007_7FFF	BFTM1	
0x4007_8000	0x4007_FFFF	Reserved	


Start Address	End Address	Peripheral	Bus
0x4008_0000	0x4008_1FFF	FMC	AHB
0x4008_2000	0x4008_7FFF	Reserved	
0x4008_8000	0x4008_9FFF	CKCU & RSTCU	
0x4008_A000	0x4008_BFFF	CRC	
0x4008_C000	0x400A_FFFF	Reserved	
0x400B_0000	0x400B_1FFF	GPIO A	
0x400B_2000	0x400B_3FFF	GPIO B	
0x400B_4000	0x400B_5FFF	GPIO C	
0x400B_6000	0x400C_9FFF	Reserved	
0x400C_A000	0x400C_BFFF	DIV	
0x400C_C000	0x400F_FFFF	Reserved	

**Table 3. HT32F54243/HT32F54253 Register Map**

Start Address	End Address	Peripheral	Bus
0x4000_0000	0x4000_0FFF	USART0	APB
0x4000_1000	0x4000_1FFF	UART0	
0x4000_2000	0x4000_2FFF	UART2	
0x4000_3000	0x4000_3FFF	Reserved	
0x4000_4000	0x4000_4FFF	SPI0	
0x4000_5000	0x4000_7FFF	Reserved	
0x4000_8000	0x4000_8FFF	I <sup>2</sup> C2	
0x4000_9000	0x4000_FFFF	Reserved	
0x4001_0000	0x4001_0FFF	ADC	
0x4001_1000	0x4001_9FFF	Reserved	
0x4001_A000	0x4001_AFFF	TKEY	
0x4001_B000	0x4002_1FFF	Reserved	
0x4002_2000	0x4002_2FFF	AFIO	
0x4002_3000	0x4002_3FFF	Reserved	
0x4002_4000	0x4002_4FFF	EXTI	
0x4002_5000	0x4002_BFFF	Reserved	
0x4002_C000	0x4002_CFFF	MCTM	
0x4002_D000	0x4003_3FFF	Reserved	
0x4003_4000	0x4003_4FFF	SCTM0	
0x4003_5000	0x4003_5FFF	SCTM2	
0x4003_6000	0x4003_FFFF	Reserved	
0x4004_0000	0x4004_0FFF	USART1	
0x4004_1000	0x4004_1FFF	UART1	
0x4004_2000	0x4004_2FFF	UART3	
0x4004_3000	0x4004_3FFF	Reserved	
0x4004_4000	0x4004_4FFF	SPI1	
0x4004_5000	0x4004_7FFF	Reserved	

Start Address	End Address	Peripheral	Bus
0x4004_8000	0x4004_8FFF	I <sup>2</sup> C0	APB
0x4004_9000	0x4004_9FFF	I <sup>2</sup> C1	
0x4004_A000	0x4005_7FFF	Reserved	
0x4005_8000	0x4005_8FFF	CMP0 & CMP1	
0x4005_9000	0x4005_9FFF	Reserved	
0x4005_A000	0x4005_AFFF	LEDC	
0x4005_B000	0x4006_7FFF	Reserved	
0x4006_8000	0x4006_8FFF	WDT	
0x4006_9000	0x4006_9FFF	Reserved	
0x4006_A000	0x4006_AFFF	RTC & PWRCU	
0x4006_B000	0x4006_DFFF	Reserved	
0x4006_E000	0x4006_EFFF	GPTM	
0x4006_F000	0x4007_3FFF	Reserved	
0x4007_4000	0x4007_4FFF	SCTM1	
0x4007_5000	0x4007_5FFF	SCTM3	
0x4007_6000	0x4007_6FFF	BFTM0	
0x4007_7000	0x4007_7FFF	BFTM1	
0x4007_8000	0x4007_FFFF	Reserved	
0x4008_0000	0x4008_1FFF	FMC	AHB
0x4008_2000	0x4008_7FFF	Reserved	
0x4008_8000	0x4008_9FFF	CKCU & RSTCU	
0x4008_A000	0x4008_BFFF	CRC	
0x4008_C000	0x400A_FFFF	Reserved	
0x4009_0000	0x4009_1FFF	PDMA_REG	
0x4009_2000	0x400A_FFFF	Reserved	
0x400B_0000	0x400B_1FFF	GPIO A	
0x400B_2000	0x400B_3FFF	GPIO B	
0x400B_4000	0x400B_5FFF	GPIO C	
0x400B_6000	0x400B_7FFF	GPIO D	
0x400B_8000	0x400C_9FFF	Reserved	
0x400C_A000	0x400C_BFFF	DIV	
0x400C_C000	0x400F_FFFF	Reserved	

## Clock Structure






# 4 Pin Assignment

**HT32F54231/HT32F54241  
28 SSOP-A**

AF0 (Default)				AF0 (Default)		AF1	
PB7	1	VDD		VDD	28	PB4	
PB8	2	VDD	PVDD VDD Digital Power Pad	VDD	27	PB3	
VDDA	3	AP	AP Analog Power Pad	VDD	26	PB2	
PA0	4	VDD		VDD	25	PB1	
PA1	5	VDD	P15 V <sub>CORE</sub> Power Pad	VDD	24	PB0	
PA2	6	VDD		VDD	23	PA15	
PA3	7	VDD	VDD VDD Digital & Analog I/O Pad	VDD	22	PA14	
PA4	8	VDD	VDD VDD Digital I/O Pad	VDD	21	SWDIO	PA13
PA5	9	VDD		VDD	20	SWCLK	PA12
PC4	10	VDD	VDD VDD Domain Pad	VDD	19	PA9_BOOT	
PC5	11	VDD		VDD	18	XTALOUT	PB14
CLDO	12	P15		VDD	17	XTALIN	PB13
VDD_1	13	PVDD		VDD	16	RTCCOUT	PB12
VSS_1	14	PVDD		VDD	15	nRST	


**Figure 6. HT32F54231/HT32F54241 28-pin SSOP Pin Assignment**

HT32F5231/HT32F54241/HT32F54343/HT32F54253  
 32 QFN-A



Note: The substrate is internally connected to VSS.

Figure 7. HT32F5231/HT32F54241/HT32F54343/HT32F54253 32-pin QFN Pin Assignment



4 Pin Assignment

**Figure 8. HT32F5231/HT32F54241/HT32F54343/HT32F54253 46-pin QFN Pin Assignment**

HT32F5231/HT32F54241/HT32F54343/HT32F54253  
 48 LQFP-A




Figure 9. HT32F5231/HT32F54241/HT32F54343/HT32F54253 48-pin LQFP Pin Assignment

4 Pin Assignment

**HT32F54243/HT32F54253  
 64 LQFP-A**

AF0 (Default)		<table style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 25%;">VSSA</td> <td style="width: 25%;">VDDA</td> <td style="width: 25%;">PB8</td> <td style="width: 25%;">PB7</td> <td style="width: 25%;">PB6</td> <td style="width: 25%;">PC3</td> <td style="width: 25%;">PC2</td> <td style="width: 25%;">PC1</td> <td style="width: 25%;">VSS_3</td> <td style="width: 25%;">VDD_3</td> <td style="width: 25%;">PC15</td> <td style="width: 25%;">PC14</td> <td style="width: 25%;">PB5</td> <td style="width: 25%;">PB4</td> <td style="width: 25%;">PB3</td> <td style="width: 25%;">PB2</td> <td style="width: 25%;">AF0 (Default)</td> </tr> </table>																		VSSA	VDDA	PB8	PB7	PB6	PC3	PC2	PC1	VSS_3	VDD_3	PC15	PC14	PB5	PB4	PB3	PB2	AF0 (Default)	AF0 (Default) AF1	
VSSA	VDDA	PB8	PB7	PB6	PC3	PC2	PC1	VSS_3	VDD_3	PC15	PC14	PB5	PB4	PB3	PB2	AF0 (Default)																						
○		64	63	VDD	VDD	VDD	VDD	VDD	VDD	56	55	VDD	VDD	VDD	VDD	VDD	49																					
PA0	1	VDD															VDD	48	PD3																			
PA1	2	VDD															VDD	47	PD2																			
PA2	3	VDD															VDD	46	PD1																			
PA3	4	VDD															VDD	45	PB1																			
PA4	5	VDD															VDD	44	PB0																			
PA5	6	VDD															43	42	VSS_2																			
PA6	7	VDD															42	41	VDD_2																			
PA7	8	VDD															VDD	41	PA15																			
PD4	9	VDD															VDD	40	PA14																			
PD5	10	VDD															VDD	39	SWDIO PA13																			
PC4	11	VDD															VDD	38	SWCLK PA12																			
PC5	12	VDD															VDD	37	PA11																			
PC6	13	VDD															VDD	36	PA10																			
PC7	14	VDD															VDD	35	PA9_BOOT																			
PC8	15	VDD															VDD	34	PA8																			
PC9	16	VDD															VDD	33	PC13																			
			P15	PVDD	PVDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD																			
			17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32																				
			CLDO	VDD_1	VSS_1	nRST	PB9	X32KIN	X32KOUT	RTCOUT	PD0	XTALIN	XTALOUT	PB15	PC0	PC10	PC11	PC12																				
								PB10	PB11	PB12		PB13	PB14						AF0 (Default) AF1																			

**4 Pin Assignment**

**Figure 10. HT32F54343/HT32F54253 64-pin LQFP Pin Assignment**

**Table 4. HT32F5231/54241 Series Pin Assignment for 28SSOP, 32/46QFN, 48LQFP Package**

Packages				Alternate Function Mapping															
48 LQFP	46 QFN	32 QFN	28 SSOP	AF0 System Default	AF1 GPIO	AF2 ADC	AF3 N/A	AF4 MCTM /GPTM	AF5 SPI	AF6 USART /UART	AF7 I <sup>2</sup> C	AF8 N/A	AF9 N/A	AF10 N/A	AF11 N/A	AF12 TKEY	AF13 SCTM	AF14 LED	AF15 System Other
1	46	1	4	PA0		ADC_IN2		GT_CH0	SPI1_SCK	USR_RTS	I2C1_SCL							LED_SEG0	VREF
2	1	2	5	PA1		ADC_IN3		GT_CH1	SPI1_MOSI	USR_CTS	I2C1_SDA							LED_SEG1	
3	2	3	6	PA2		ADC_IN4		GT_CH2	SPI1_MISO	USR_TX								LED_SEG2	
4	3	4	7	PA3		ADC_IN5		GT_CH3	SPI1_SEL	USR_RX								LED_SEG3	
5	4	5	8	PA4		ADC_IN6		GT_CH0	SPI0_SCK	UR1_TX	I2C0_SCL							LED_SEG4	
6	5	6	9	PA5		ADC_IN7		GT_CH1	SPI0_MOSI	UR1_RX	I2C0_SDA							LED_SEG5	
7				PA6		ADC_IN8		GT_CH2	SPI0_MISO									LED_SEG6	
8				PA7		ADC_IN9		GT_CH3	SPI0_SEL									LED_SEG7	
9	6	7	10	PC4						USR_TX						TKEY0	SCTM0	LED_COM4	
10	7	8	11	PC5						USR_RX						TKEY1	SCTM1	LED_COM5	
11	8			PC6				MT_CH2		UR0_TX	I2C0_SCL					TKEY2		LED_COM6	
12	9			PC7				MT_CH2N		UR0_RX	I2C0_SDA					TKEY3		LED_COM7	
13	10	9	12	CLDO															
14	11	10	13	VDD_1															
15	12	11	14	VSS_1															
16	13	12	15	nRST															
17	14			PB9				MT_CH3											WAKEUP1
18	15	13		X32KIN	PB10			GT_CH0	SPI1_SEL	USR_TX							SCTM0	LED_SEG4	
19	16	14		X32KOUT	PB11			GT_CH1	SPI1_SCK	USR_RX							SCTM1	LED_SEG5	
20	17	15	16	RTCOU	PB12				SPI0_MISO	UR0_RX							SCTM0		WAKEUP0
21	18	16	17	XTALIN	PB13					UR0_TX	I2C0_SCL							LED_SEG6	
22	19	17	18	XTALOUT	PB14					UR0_RX	I2C0_SDA							LED_SEG7	
23	20			PB15				MT_CH0	SPI0_SEL		I2C1_SCL					TKEY4			
24	21			PC0				MT_CH0N	SPI0_SCK		I2C1_SDA					TKEY5	SCTM1	LED_COM0	
25	22			PA8						USR_TX						TKEY6	SCTM0	LED_COM1	
26	23	18	19	PA9_BOOT					SPI0_MOSI							TKEY7	SCTM1		CKOUT
27	24			PA10				MT_CH1	SPI0_MOSI	USR_RX						TKEY8		LED_COM2	
28	25			PA11				MT_CH1N	SPI0_MISO							TKEY9	SCTM0	LED_COM3	
29	26	19	20	SWCLK	PA12											TKEY10			
30	27	20	21	SWDIO	PA13											TKEY11			
31	28	21	22	PA14				MT_CH0	SPI1_SEL	UR1_TX	I2C1_SCL					TKEY12		LED_COM0	
32	29	22	23	PA15				MT_CH0N	SPI1_SCK	UR1_RX	I2C1_SDA					TKEY13	SCTM1	LED_COM1	
33	30	23	24	PB0				MT_CH1	SPI1_MOSI	USR_TX	I2C0_SCL					TKEY14		LED_SEG0	
34	31	24	25	PB1				MT_CH1N	SPI1_MISO	USR_RX	I2C0_SDA					TKEY15	SCTM0	LED_SEG1	
35	32			VDD_2															
36	33	SUB <sup>(Note)</sup>		VSS_2															

Packages				Alternate Function Mapping															
48 LQFP	46 QFN	32 QFN	28 SSOP	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
				System Default	GPIO	ADC	N/A	MCTM /GPTM	SPI	USART /UART	I <sup>2</sup> C	N/A	N/A	N/A	N/A	TKEY	SCTM	LED	System Other
37	34	25	26	PB2				MT_CH2	SPI0_SEL	UR1_TX						TKEY16		LED_SEG2	CKIN
38	35	26	27	PB3				MT_CH2N	SPI0_SCK	UR1_RX						TKEY17	SCTM1	LED_SEG3	
39	36	27	28	PB4				MT_BRK	SPI0_MOSI	UR1_TX						TKEY18	SCTM0	LED_COM2	
40	37	28		PB5				GT_CH2	SPI0_MISO	UR1_RX						TKEY19		LED_COM3	
41	38			PC1				MT_CH0	SPI1_SEL	UR1_TX						TKEY20		LED_COM4	
42	39			PC2				MT_CH0N	SPI1_SCK							TKEY21		LED_COM5	
43	40			PC3				MT_BRK	SPI1_MOSI	UR1_RX						TKEY22		LED_COM6	
44	41			PB6				GT_CH3	SPI1_MISO	UR0_TX						TKEY23		LED_COM7	
45	42	29	1	PB7		ADC_IN0		MT_CH1	SPI0_MISO	UR0_TX	I2C1_SCL							LED_SEG4	
46	43	30	2	PB8		ADC_IN1		MT_CH1N	SPI0_SEL	UR0_RX	I2C1_SDA							LED_SEG5	
47	44	31	3	VDDA															
48	45	32		VSSA															

Note: The SUB is the substrate and connected to VSS.

**Table 5. HT32F54343/54253 Series Pin Assignment for 32/46QFN, 48/64LQFP Package**

Packages				Alternate Function Mapping															
64 LQFP	48 LQFP	46 QFN	32 QFN	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
				System Default	GPIO	ADC	CMP	MCTM /GPTM	SPI	USART /UART	I <sup>2</sup> C	N/A	N/A	N/A	N/A	TKEY	SCTM	LED	System Other
1	1	46	1	PA0		ADC_IN2		GT_CH0	SPI1_SCK	USR0_RTS	I2C1_SCL							LED_SEG0	VREF
2	2	1	2	PA1		ADC_IN3		GT_CH1	SPI1_MOSI	USR0_CTS	I2C1_SDA							LED_SEG1	
3	3	2	3	PA2		ADC_IN4		GT_CH2	SPI1_MISO	USR0_TX								LED_SEG2	
4	4	3	4	PA3		ADC_IN5		GT_CH3	SPI1_SEL	USR0_RX							SCTM2	LED_SEG3	
5	5	4	5	PA4		ADC_IN6		GT_CH0	SPI0_SCK	USR1_TX	I2C0_SCL							LED_SEG4	
6	6	5	6	PA5		ADC_IN7		GT_CH1	SPI0_MOSI	USR1_RX	I2C0_SDA							LED_SEG5	
7	7			PA6		ADC_IN8		GT_CH2	SPI0_MISO	USR1_RTS								LED_SEG6	
8	8			PA7		ADC_IN9		GT_CH3	SPI0_SEL	USR1_CTS							SCTM3	LED_SEG7	
9				PD4						USR1_TX							SCTM0	LED_SEG4	
10				PD5						USR1_RX							SCTM1	LED_SEG5	
11	9	6	7	PC4				GT_CH0	SPI1_SEL	USR0_TX	I2C1_SCL					TKEY0	SCTM0	LED_COM4	
12	10	7	8	PC5				GT_CH1	SPI1_SCK	USR0_RX	I2C1_SDA					TKEY1	SCTM1	LED_COM5	
13	11	8		PC6				MT_CH2	SPI1_MOSI	UR0_TX	I2C0_SCL					TKEY2	SCTM2	LED_COM6	
14	12	9		PC7				MT_CH2N	SPI1_MISO	UR0_RX	I2C0_SDA					TKEY3	SCTM3	LED_COM7	
15				PC8				GT_CH2	SPI1_MOSI	UR1_TX	I2C0_SCL							LED_COM10	
16				PC9				GT_CH3	SPI1_MISO	UR1_RX	I2C0_SDA							LED_COM11	
17	13	10	9	CLDO															
18	14	11	10	VDD_1															
19	15	12	11	VSS_1															

Packages				Alternate Function Mapping																
64 LQFP	48 LQFP	46 QFN	32 QFN	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15	
				System Default	GPIO	ADC	CMP	MCTM /GPTM	SPI	USART /UART	I <sup>2</sup> C	N/A	N/A	N/A	N/A	TKEY	SCTM	LED	System Other	
20	16	13	12	nRST																
21	17	14		PB9				MT_CH3		UR0_TX							SCTM1		WAKEUP1	
22	18	15	13	X32KIN	PB10			GT_CH0	SPI1_SEL	USR1_TX	I2C2_SCL						SCTM2	LED_SEG4		
23	19	16	14	X32KOUT	PB11			GT_CH1	SPI1_SCK	USR1_RX	I2C2_SDA						SCTM3	LED_SEG5		
24	20	17	15	RTCOUT	PB12				SPI0_MISO	UR0_RX							SCTM0		WAKEUP0	
25				PD0							I2C2_SDA						SCTM2			
26	21	18	16	XTALIN	PB13					UR3_TX	I2C0_SCL							LED_SEG6		
27	22	19	17	XTALOUT	PB14					UR3_RX	I2C0_SDA							LED_SEG7		
28	23	20		PB15				MT_CH0	SPI0_SEL	USR1_TX	I2C1_SCL					TKEY4				
29	24	21		PC0				MT_CH0N	SPI0_SCK	USR1_RX	I2C1_SDA					TKEY5	SCTM3	LED_COM0		
30				PC10				GT_CH0	SPI1_SEL	UR2_TX							TKEY6		LED_SEG0	
31				PC11				GT_CH1	SPI1_SCK	UR2_RX							TKEY7		LED_SEG1	
32				PC12				GT_CH2	SPI1_MOSI	UR1_TX	I2C2_SCL							LED_SEG2		
33				PC13				GT_CH3	SPI1_MISO	UR1_RX	I2C2_SDA							LED_SEG3		
34	25	22		PA8						USR0_TX							TKEY8	SCTM2	LED_COM1	
35	26	23	18	PA9_BOOT					SPI0_MOSI	UR3_TX							TKEY9	SCTM3	CKOUT	
36	27	24		PA10				MT_CH1	SPI0_MOSI	USR0_RX	I2C2_SCL						TKEY10		LED_COM2	
37	28	25		PA11				MT_CH1N	SPI0_MISO	UR3_RX	I2C2_SDA						TKEY11	SCTM0	LED_COM3	
38	29	26	19	SWCLK	PA12												TKEY12			
39	30	27	20	SWDIO	PA13												TKEY13			
40	31	28	21	PA14				MT_CH0	SPI1_SEL	USR0_RTS	I2C1_SCL						TKEY14		LED_COM0	
41	32	29	22	PA15				MT_CH0N	SPI1_SCK	USR0_CTS	I2C1_SDA						TKEY15	SCTM1	LED_COM1	
44	33	30	23	PB0				MT_CH1	SPI1_MOSI	USR0_TX	I2C0_SCL						TKEY16		LED_SEG0	
45	34	31	24	PB1				MT_CH1N	SPI1_MISO	USR0_RX	I2C0_SDA						TKEY17	SCTM2	LED_SEG1	
46				PD1				MT_CH2		USR1_RTS							TKEY18			
47				PD2				MT_CH2N		USR1_CTS							TKEY19		LED_SEG6	
48				PD3				MT_CH3											LED_SEG7	
42	35	32		VDD_2																
43	36	33	SUB <sup>(Note)</sup>	VSS_2																
49	37	34	25	PB2			COUT0	MT_CH2	SPI0_SEL	UR2_TX								TKEY20		LED_SEG2
50	38	35	26	PB3			COUT1	MT_CH2N	SPI0_SCK	UR2_RX								TKEY21	SCTM1	LED_SEG3
51	39	36	27	PB4				MT_BRK	SPI0_MOSI	UR1_TX								TKEY22	SCTM0	LED_COM2
52	40	37	28	PB5				GT_CH2	SPI0_MISO	UR1_RX								TKEY23		LED_COM3
53				PC14			COUT0	MT_CH3		UR3_TX	I2C2_SCL							SCTM2	LED_COM8	
54				PC15			COUT1			UR3_RX	I2C2_SDA							SCTM3	LED_COM9	
55				VDD_3																
56				VSS_3																



Packages				Alternate Function Mapping															
64 LQFP	48 LQFP	46 QFN	32 QFN	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
				System Default	GPIO	ADC	CMP	MCTM /GPTM	SPI	USART /UART	I <sup>2</sup> C	N/A	N/A	N/A	N/A	TKEY	SCTM	LED	System Other
57	41	38		PC1			CN0	MT_CH0	SPI1_SEL	UR1_TX						TKEY24		LED_COM4	
58	42	39		PC2			CP0	MT_CH0N	SPI1_SCK	UR2_RX						TKEY25		LED_COM5	
59	43	40		PC3			COU0	MT_BRK	SPI1_MOSI	UR1_RX	I2C2_SCL					TKEY26		LED_COM6	
60	44	41		PB6			CN1	GT_CH3	SPI1_MISO	UR2_TX	I2C2_SDA					TKEY27		LED_COM7	
61	45	42	29	PB7		ADC_IN0	CP1	MT_CH1	SPI0_MISO	UR0_TX	I2C1_SCL							LED_SEG4	
62	46	43	30	PB8		ADC_IN1	COU1	MT_CH1N	SPI0_SEL	UR0_RX	I2C1_SDA							LED_SEG5	
63	47	44	31	VDDA															
64	48	45	32	VSSA															

Note: The SUB is the substrate and connected to VSS.

**Table 6. HT32F54231/HT32F54241 Pin Description**

Pin Number				Pin Name	Type <sup>(1)</sup>	I/O Structure <sup>(2)</sup>	Output Driving	Description	
48 LQFP	46 QFN	32 QFN	28 SSOP					Default Function (AF0)	
1	46	1	4	PA0	AI/O	5V	4/8/12/16 mA	PA0	
2	1	2	5	PA1	AI/O	5V	4/8/12/16 mA	PA1	
3	2	3	6	PA2	AI/O	5V	4/8/12/16 mA	PA2	
4	3	4	7	PA3	AI/O	5V	4/8/12/16 mA	PA3	
5	4	5	8	PA4	AI/O	5V	4/8/12/16 mA	PA4	PA4, this pin provides a UART_TX function in the Boot loader mode.
6	5	6	9	PA5	AI/O	5V	4/8/12/16 mA	PA5	PA5, this pin provides a UART_RX function in the Boot loader mode.
7				PA6	AI/O	5V	4/8/12/16 mA	PA6	
8				PA7	AI/O	5V	4/8/12/16 mA	PA7	
9	6	7	10	PC4	AI/O	5V	4/8/12/16 mA	PC4	
10	7	8	11	PC5	AI/O	5V	4/8/12/16 mA	PC5	
11	8			PC6	AI/O	5V	4/8/12/16 mA	PC6	
12	9			PC7	AI/O	5V	4/8/12/16 mA	PC7	
13	10	9	12	CLDO	P	—	—		Core power LDO output It is must be connected a 2.2 μF capacitor as close as possible between this pin and VSS_1.
14	11	10	13	VDD_1	P	—	—		Voltage for V <sub>DD</sub> domain digital I/O
15	12	11	14	VSS_1	P	—	—		Ground reference for digital I/O
16	13	12	15	nRST <sup>(3)</sup>	I	5V_PU	—		External reset pin
17	14			PB9 <sup>(3)</sup>	I/O (V <sub>DD</sub> )	5V	4/8/12/16 mA	PB9	
18	15	13		PB10 <sup>(3)</sup>	AI/O (V <sub>DD</sub> )	5V	4/8/12/16 mA	X32KIN	
19	16	14		PB11 <sup>(3)</sup>	AI/O (V <sub>DD</sub> )	5V	4/8/12/16 mA	X32KOUT	
20	17	15	16	PB12 <sup>(3)</sup>	I/O (V <sub>DD</sub> )	5V	4/8/12/16 mA	RTCOUT	
21	18	16	17	PB13	AI/O	5V	4/8/12/16 mA	XTALIN	
22	19	17	18	PB14	AI/O	5V	4/8/12/16 mA	XTALOUT	
23	20			PB15	AI/O	5V	4/8/12/16 mA	PB15	
24	21			PC0	AI/O	5V	4/8/12/16 mA	PC0	
25	22			PA8	AI/O	5V	4/8/12/16 mA	PA8	

Pin Number				Pin Name	Type <sup>(1)</sup>	I/O Structure <sup>(2)</sup>	Output Driving	Description	
48 LQFP	46 QFN	32 QFN	28 SSOP					Default Function (AF0)	
26	23	18	19	PA9	AI/O	5V_PU	4/8/12/16 mA	PA9_BOOT	
27	24			PA10	AI/O	5V	4/8/12/16 mA	PA10	
28	25			PA11	AI/O	5V	4/8/12/16 mA	PA11	
29	26	19	20	PA12	AI/O	5V_PU	4/8/12/16 mA	SWCLK	
30	27	20	21	PA13	AI/O	5V_PU	4/8/12/16 mA	SWDIO	
31	28	21	22	PA14	AI/O	5V	4/8/12/16 mA	PA14	
32	29	22	23	PA15	AI/O	5V	4/8/12/16 mA	PA15	
33	30	23	24	PB0	AI/O	5V	4/8/12/16 mA	PB0	
34	31	24	25	PB1	AI/O	5V	4/8/12/16 mA	PB1	
35	32			VDD_2	P	—	—	Voltage for V <sub>DD</sub> domain digital I/O	
36	33			VSS_2	P	—	—	Ground reference for digital I/O	
37	34	25	26	PB2	AI/O	5V	4/8/12/16 mA	PB2	
38	35	26	27	PB3	AI/O	5V	4/8/12/16 mA	PB3	
39	36	27	28	PB4	AI/O	5V	4/8/12/16 mA	PB4	
40	37	28		PB5	AI/O	5V	4/8/12/16 mA	PB5	
41	38			PC1	AI/O	5V	4/8/12/16 mA	PC1	
42	39			PC2	AI/O	5V	4/8/12/16 mA	PC2	
43	40			PC3	AI/O	5V	4/8/12/16 mA	PC3	
44	41			PB6	AI/O	5V	4/8/12/16 mA	PB6	
45	42	29	1	PB7	AI/O	5V	4/8/12/16 mA	PB7	
46	43	30	2	PB8	AI/O	5V	4/8/12/16 mA	PB8	
47	44	31	3	VDDA	P	—	—	Analog voltage for ADC	
48	45	32		VSSA	P	—	—	Ground reference for the ADC	

Note: 1. I = input, O = output, A = Analog port, P = Power Supply, V<sub>DD</sub> = V<sub>DD</sub> Power.

2. 5V = 5 V operation I/O type, PU = Pull-up.

3. These pins are located at the V<sub>DD</sub> power domain.

**Table 7. HT32F54243/HT32F54253 Pin Description**

Pin Number				Pin Name	Type <sup>(1)</sup>	I/O Structure <sup>(2)</sup>	Output Driving	Description
64 LQFP	48 LQFP	46 QFN	32 QFN					Default Function (AF0)
1	1	46	1	PA0	AI/O	5V	4/8/12/16 mA	PA0
2	2	1	2	PA1	AI/O	5V	4/8/12/16 mA	PA1
3	3	2	3	PA2	AI/O	5V	4/8/12/16 mA	PA2
4	4	3	4	PA3	AI/O	5V	4/8/12/16 mA	PA3
5	5	4	5	PA4	AI/O	5V	4/8/12/16 mA	PA4, this pin provides a UART_TX function in the Boot loader mode.
6	6	5		PA5	AI/O	5V	4/8/12/16 mA	PA5, this pin provides a UART_RX function in the Boot loader mode.
7	7	6		PA6	AI/O	5V	4/8/12/16 mA	PA6
8	8			PA7	AI/O	5V	4/8/12/16 mA	PA7
9	9			PD4	AI/O	5V	4/8/12/16 mA	PD4
10				PD5	AI/O	5V	4/8/12/16 mA	PD5
11				PC4	AI/O	5V	4/8/12/16 mA	PC4
12				PC5	AI/O	5V	4/8/12/16 mA	PC5
13				PC6	AI/O	5V	4/8/12/16 mA	PC6
14	10	7	6	PC7	AI/O	5V	4/8/12/16 mA	PC7
15	11	8	7	PC8	AI/O	5V	4/8/12/16 mA	PC8
16	12	9	8	PC9	AI/O	5V	4/8/12/16 mA	PC9
17	13	10	9	CLDO	P	—	—	Core power LDO output It is must be connected a 2.2 μF capacitor as close as possible between this pin and VSS_1.
18	14	11	10	VDD_1	P	—	—	Voltage for V <sub>DD</sub> domain digital I/O
19	15	12	11	VSS_1	P	—	—	Ground reference for digital I/O
20	16	13	12	nRST <sup>(3)</sup>	I	5V_PU	—	External reset pin
21	17	14		PB9 <sup>(3)</sup>	I/O (V <sub>DD</sub> )	5V	4/8/12/16 mA	PB9
22	18	15	13	PB10 <sup>(3)</sup>	AI/O (V <sub>DD</sub> )	5V	4/8/12/16 mA	X32KIN
23	19	16	14	PB11 <sup>(3)</sup>	AI/O (V <sub>DD</sub> )	5V	4/8/12/16 mA	X32KOUT
24	20	17	15	PB12 <sup>(3)</sup>	I/O (V <sub>DD</sub> )	5V	4/8/12/16 mA	RTCOUT
25				PD0	AI/O	5V	4/8/12/16 mA	PD0
26	21	18	16	PB13	AI/O	5V	4/8/12/16 mA	XTALIN
27	22	19	17	PB14	AI/O	5V	4/8/12/16 mA	XTALOUT
28	23	20		PB15	AI/O	5V	4/8/12/16 mA	PB15
29	24	21		PC0	AI/O	5V	4/8/12/16 mA	PC0
30				PC10	AI/O	5V	4/8/12/16 mA	PC10
31				PC11	AI/O	5V	4/8/12/16 mA	PC11
32				PC12	AI/O	5V	4/8/12/16 mA	PC12
33				PC13	AI/O	5V	4/8/12/16 mA	PC13
34	25	22		PA8	AI/O	5V	4/8/12/16 mA	PA8
35	26	23	18	PA9	AI/O	5V_PU	4/8/12/16 mA	PA9_BOOT
36	27	24		PA10	AI/O	5V	4/8/12/16 mA	PA10
37	28	25		PA11	AI/O	5V	4/8/12/16 mA	PA11
38	29	26	19	PA12	AI/O	5V_PU	4/8/12/16 mA	SWCLK

Pin Number				Pin Name	Type <sup>(1)</sup>	I/O Structure <sup>(2)</sup>	Output Driving	Description
64 LQFP	48 LQFP	46 QFN	32 QFN					Default Function (AF0)
39	30	27	20	PA13	AI/O	5V_PU	4/8/12/16 mA	SWDIO
40	31	28	21	PA14	AI/O	5V	4/8/12/16 mA	PA14
41	32	29	22	PA15	AI/O	5V	4/8/12/16 mA	PA15
42	35	32		VDD_2	P	—	—	Voltage for digital V <sub>DD</sub> domain I/O
43	36	33	33	VSS_2	P	—	—	Ground reference for digital I/O
44	33	30	23	PB0	AI/O	5V	4/8/12/16 mA	PB0
45	34	31	24	PB1	AI/O	5V	4/8/12/16 mA	PB1
46				PD1	AI/O	5V	4/8/12/16 mA	PD1
47				PD2	AI/O	5V	4/8/12/16 mA	PD2
48				PD3	AI/O	5V	4/8/12/16 mA	PD3
49	37	34	25	PB2	AI/O	5V	4/8/12/16 mA	PB2
50	38	35	26	PB3	AI/O	5V	4/8/12/16 mA	PB3
51	39	36	27	PB4	AI/O	5V	4/8/12/16 mA	PB4
52	40	37	28	PB5	AI/O	5V	4/8/12/16 mA	PB5
53				PC14	AI/O	5V	4/8/12/16 mA	PC14
54				PC15	AI/O	5V	4/8/12/16 mA	PC15
55				VDD_3	P	—	—	Voltage for V <sub>DD</sub> domain digital I/O
56				VSS_3	P	—	—	Ground reference for digital I/O
57	41	38		PC1	AI/O	5V	4/8/12/16 mA	PC1
58	42	39		PC2	AI/O	5V	4/8/12/16 mA	PC2
59	43	40		PC3	AI/O	5V	4/8/12/16 mA	PC3
60	44	41		PB6	AI/O	5V	4/8/12/16 mA	PB6
61	45	42	29	PB7	AI/O	5V	4/8/12/16 mA	PB7
62	46	43	30	PB8	AI/O	5V	4/8/12/16 mA	PB8
63	47	44	31	VDDA	P	—	—	Analog voltage for ADC
64	48	45	32	VSSA	P	—	—	Ground reference for the ADC

Note: 1. I = input, O = output, A = Analog port, P = Power Supply, V<sub>DD</sub> = V<sub>DD</sub> Power.

2. 5V = 5 V operation I/O type, PU = Pull-up.

3. These pins are located at the V<sub>DD</sub> power domain.

# 5 Electrical Characteristics

## Absolute Maximum Ratings

The following table shows the absolute maximum ratings of the device. These are stress ratings only. Stresses beyond absolute maximum ratings may cause permanent damage to the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

**Table 8. Absolute Maximum Ratings**

Symbol	Parameter	Min.	Max.	Unit
V <sub>DD</sub>	External Main Supply Voltage	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 5.5	V
V <sub>DDA</sub>	External Analog Supply Voltage	V <sub>SSA</sub> - 0.3	V <sub>SSA</sub> + 5.5	V
V <sub>IN</sub>	Input Voltage on I/O	V <sub>SS</sub> - 0.3	V <sub>DD</sub> + 0.3	V
T <sub>A</sub>	Ambient Operating Temperature Range	-40	+85	°C
T <sub>STG</sub>	Storage Temperature Range	-55	+150	°C
T <sub>J</sub>	Maximum Junction Temperature	—	+125	°C
P <sub>D</sub>	Total Power Dissipation	—	500	mW
V <sub>ESD</sub>	Electrostatic Discharge Voltage – Human Body Mode	-4000	+4000	V

## Recommended DC Operating Conditions

**Table 9. Recommended DC Operating Conditions**

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Operating Voltage	—	2.5	5.0	5.5	V
V <sub>DDA</sub>	Analog Operating Voltage	—	2.5	5.0	5.5	V

## On-Chip LDO Voltage Regulator Characteristics

**Table 10. LDO Characteristics**

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V <sub>LDO</sub>	Internal Regulator Output Voltage	V <sub>DD</sub> ≥ 2.5 V Regulator input @ I <sub>LDO</sub> = 35 mA and voltage variant = ±5 %, After trimming	1.425	1.500	1.570	V
I <sub>LDO</sub>	Output Current	V <sub>DD</sub> = 2.5 V Regulator input @ V <sub>LDO</sub> = 1.5 V	—	30	35	mA
C <sub>LDO</sub>	External Filter Capacitor Value for Internal Core Power Supply	The capacitor value is dependent on the core power current consumption	1.0	2.2	—	μF

## On-Chip Ultra-low Power LDO Voltage Regulator Characteristics

Table 11. ULDO Characteristics

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V <sub>IN</sub>	Operation Voltage	—	2.5	—	5.5	V
V <sub>ULDO</sub>	Internal Regulator Output Voltage	V <sub>DD</sub> ≥ 2.5 V Regulator input @ I <sub>ULDO</sub> = 5 mA and voltage variant = ±10 %, after trimming	1.35	1.50	1.65	V
I <sub>ULDO</sub>	Output Current	V <sub>DD</sub> = 2.5 V Regulator input @ V <sub>ULDO</sub> = 1.5 V	—	2	5	mA
C <sub>LDO</sub>	External Filter Capacitor Value for Internal Core Power Supply	V <sub>IN</sub> = 2.5 V Regulator input @ V <sub>ULDO</sub> = 1.5 V, I <sub>ULDO</sub> = 5 mA	1.0	2.2	—	μF

## Power Consumption

Table 12. HT32F54231/HT32F54241 Power Consumption Characteristics

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	f <sub>HCLK</sub>	Conditions	Typ.	Max. @ T <sub>A</sub>		Unit	
					25 °C	85 °C		
I <sub>DD</sub>	Run Mode	60 MHz	V <sub>DD</sub> = 5.0 V, HSI = 8 MHz, PLL = 60 MHz, All peripherals enabled	14.8	16.2	—	mA	
			V <sub>DD</sub> = 5.0 V, HSI = 8 MHz, PLL = 60 MHz, All peripherals disabled	6.7	7.3	—		
		40 MHz	V <sub>DD</sub> = 5.0 V, HSI = 8 MHz, PLL = 40 MHz, All peripherals enabled	11.8	12.9	—		
			V <sub>DD</sub> = 5.0 V, HSI = 8 MHz, PLL = 40 MHz, All peripherals disabled	6.4	7	—		
		20 MHz	V <sub>DD</sub> = 5.0 V, HSI = 8 MHz, PLL = 20 MHz, All peripherals enabled	5.9	6.4	—		
			V <sub>DD</sub> = 5.0 V, HSI = 8 MHz, PLL = 20 MHz, All peripherals disabled	3.1	3.4	—		
		8 MHz	V <sub>DD</sub> = 5.0 V, HSI = 8 MHz, PLL = off, All peripherals enabled	2.5	2.7	—		
			V <sub>DD</sub> = 5.0 V, HSI = 8 MHz, PLL = off, All peripherals disabled	1.3	1.5	—		
		32 kHz	V <sub>DD</sub> = 5.0 V, LSI = 32 kHz, LDO off, ULDO on, All peripherals enabled	16.3	19.6	—		μA
			V <sub>DD</sub> = 5.0 V, LSI = 32 kHz, LDO off, ULDO on, All peripherals disabled	11.8	14.9	—		

Symbol	Parameter	f <sub>HCLK</sub>	Conditions	Typ.	Max. @ T <sub>A</sub>		Unit
					25 °C	85 °C	
I <sub>DD</sub>	Sleep Mode	60 MHz	V <sub>DD</sub> = 5.0 V, HSI = 8 MHz, PLL = 60 MHz, All peripherals enabled	9.9	10.8	—	mA
			V <sub>DD</sub> = 5.0 V, HSI = 8 MHz, PLL = 60 MHz, All peripherals disabled	1.1	1.2	—	
		40 MHz	V <sub>DD</sub> = 5.0 V, HSI = 8 MHz, PLL = 40 MHz, All peripherals enabled	6.8	7.4	—	
			V <sub>DD</sub> = 5.0 V, HSI = 8 MHz, PLL = 40 MHz, All peripherals disabled	0.81	0.91	—	
		20 MHz	V <sub>DD</sub> = 5.0 V, HSI = 8 MHz, PLL = 20 MHz, All peripherals enabled	3.8	4.1	—	
			V <sub>DD</sub> = 5.0 V, HSI = 8 MHz, PLL = 20 MHz, All peripherals disabled	0.67	0.77	—	
	8 MHz	V <sub>DD</sub> = 5.0 V, HSI = 8 MHz, PLL = off, All peripherals enabled	1.6	1.7	—		
		V <sub>DD</sub> = 5.0 V, HSI = 8 MHz, PLL = off, All peripherals disabled	0.32	0.39	—		
Deep-Sleep1 Mode	—	V <sub>DD</sub> = 5.0 V, HSI/HSE/PLL clock off, LDO off, ULDO on, LSE off, LSI on, RTC on	7.66	10.3	—	μA	
Deep-Sleep2 Mode	—	V <sub>DD</sub> = 5.0 V, HSI/HSE/PLL clock off, LDO off, ULDO on, LSE off, LSI on, RTC on	7.63	10.27	—	μA	

- Note: 1. HSE means high speed external oscillator. HSI means 8 MHz high speed internal oscillator.  
 2. LSE means 32.768 kHz low speed external oscillator. LSI means 32 kHz low speed internal oscillator.  
 3. RTC means real time clock.  
 4. Code = while (1) {208 NOP} executed in Flash.

**Table 13. HT32F54243/HT32F54253 Power Consumption Characteristics**

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	f <sub>HCLK</sub>	Conditions	Typ.	Max. @ T <sub>A</sub>		Unit		
					25 °C	85 °C			
I <sub>DD</sub>	Run Mode	60 MHz	V <sub>DD</sub> = 5.0 V, HSI = 8 MHz, PLL = 60 MHz, All peripherals enabled	18.4	21	—	mA		
			V <sub>DD</sub> = 5.0 V, HSI = 8 MHz, PLL = 60 MHz, All peripherals disabled	7.4	8.1	—			
		40 MHz	V <sub>DD</sub> = 5.0 V, HSI = 8 MHz, PLL = 40 MHz, All peripherals enabled	14.7	16.5	—			
			V <sub>DD</sub> = 5.0 V, HSI = 8 MHz, PLL = 40 MHz, All peripherals disabled	7.2	7.8	—			
		20 MHz	V <sub>DD</sub> = 5.0 V, HSI = 8 MHz, PLL = 20 MHz, All peripherals enabled	7.4	8.1	—			
			V <sub>DD</sub> = 5.0 V, HSI = 8 MHz, PLL = 20 MHz, All peripherals disabled	3.5	3.8	—			
		8 MHz	V <sub>DD</sub> = 5.0 V, HSI = 8 MHz, PLL = off, All peripherals enabled	3.1	3.3	—			
			V <sub>DD</sub> = 5.0 V, HSI = 8 MHz, PLL = off, All peripherals disabled	1.5	1.6	—			
		32 kHz	V <sub>DD</sub> = 5.0 V, LSI = 32 kHz, LDO off, ULDO on, All peripherals enabled	19.2	23.8	—		μA	
			V <sub>DD</sub> = 5.0 V, LSI = 32 kHz, LDO off, ULDO on, All peripherals disabled	12.9	17.2	—			
		Sleep Mode	60 MHz	V <sub>DD</sub> = 5.0 V, HSI = 8 MHz, PLL = 60 MHz, All peripherals enabled	13.2	14.7		—	mA
				V <sub>DD</sub> = 5.0 V, HSI = 8 MHz, PLL = 60 MHz, All peripherals disabled	1.1	1.2		—	
	40 MHz		V <sub>DD</sub> = 5.0 V, HSI = 8 MHz, PLL = 40 MHz, All peripherals enabled	9.1	10	—			
			V <sub>DD</sub> = 5.0 V, HSI = 8 MHz, PLL = 40 MHz, All peripherals disabled	0.86	0.94	—			
	20 MHz		V <sub>DD</sub> = 5.0 V, HSI = 8 MHz, PLL = 20 MHz, All peripherals enabled	5	5.4	—			
			V <sub>DD</sub> = 5.0 V, HSI = 8 MHz, PLL = 20 MHz, All peripherals disabled	0.72	0.79	—			
	8 MHz		V <sub>DD</sub> = 5.0 V, HSI = 8 MHz, PLL = off, All peripherals enabled	2.1	2.2	—			
			V <sub>DD</sub> = 5.0 V, HSI = 8 MHz, PLL = off, All peripherals disabled	0.33	0.36	—			
Deep-Sleep1 Mode	—		V <sub>DD</sub> = 5.0 V, HSI/HSE/PLL clock off, LDO off, ULDO on, LSE off, LSI on, RTC on	8.15	12.28	—	μA		
Deep-Sleep2 Mode	—		V <sub>DD</sub> = 5.0 V, HSI/HSE/PLL clock off, LDO off, ULDO on, LSE off, LSI on, RTC on	8.13	12.26	—	μA		

Note: 1. HSE means high speed external oscillator. HSI means 8 MHz high speed internal oscillator.  
 2. LSE means 32.768 kHz low speed external oscillator. LSI means 32 kHz low speed internal oscillator.  
 3. RTC means real time clock.  
 4. Code = while (1) {208 NOP} executed in Flash.



## Reset and Supply Monitor Characteristics

**Table 14. V<sub>DD</sub> Power Reset Characteristics**

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V <sub>POR</sub>	Power On Reset Threshold (Rising Voltage on V <sub>DD</sub> )	T <sub>A</sub> = -40 °C ~ 85 °C	2.22	2.35	2.48	V
V <sub>PDR</sub>	Power Down Reset Threshold (Falling Voltage on V <sub>DD</sub> )	T <sub>A</sub> = -40 °C ~ 85 °C	2.12	2.20	2.33	V
V <sub>PORHYST</sub>	POR Hysteresis	—	—	150	—	mV
t <sub>POR</sub>	Reset Delay Time	V <sub>DD</sub> = 5.0 V	—	0.1	0.2	ms

- Note: 1. Data based on characterization results only, not tested in production.  
2. Guaranteed by design, not tested in production.  
3. If the LDO is turned on, the V<sub>DD</sub> POR has to be in the de-assertion condition. When the V<sub>DD</sub> POR is in the assertion state then the LDO will be turned off.

**Table 15. LVD/BOD Characteristics**

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit	
V <sub>BOD</sub>	Voltage of Brown Out Detection	T <sub>A</sub> = -40 °C ~ 85 °C After factory-trimmed, V <sub>DD</sub> Falling edge	2.37	2.45	2.53	V	
V <sub>LVD</sub>	Voltage of Low Voltage Detection	T <sub>A</sub> = -40 °C ~ 85 °C, V <sub>DD</sub> Falling edge	LVDS = 000	2.57	2.65	2.73	V
			LVDS = 001	2.77	2.85	2.93	V
			LVDS = 010	2.97	3.05	3.13	V
			LVDS = 011	3.17	3.25	3.33	V
			LVDS = 100	3.37	3.45	3.53	V
			LVDS = 101	4.15	4.25	4.35	V
			LVDS = 110	4.35	4.45	4.55	V
LVDS = 111	4.55	4.65	4.75	V			
V <sub>LVDHST</sub>	LVD Hysteresis	V <sub>DD</sub> = 5.0 V	—	—	100	mV	
t <sub>suLVD</sub>	LVD Setup Time	V <sub>DD</sub> = 5.0 V	—	—	5	μs	
t <sub>atLVD</sub>	LVD Active Delay Time	V <sub>DD</sub> = 5.0 V	—	—	—	ms	
I <sub>DDLVD</sub>	Operation Current <sup>(3)</sup>	V <sub>DD</sub> = 5.0 V	—	—	10	μA	

- Note: 1. Data based on characterization results only, not tested in production.  
2. Guaranteed by design, not tested in production.  
3. Bandgap current is not included.  
4. The LVDS field is in the PWRCU LVDCSR register.

## External Clock Characteristics

**Table 16. High Speed External Clock (HSE) Characteristics**

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Operation Voltage	T <sub>A</sub> = -40 °C ~ 85 °C	2.5	—	5.5	V
f <sub>CK_HSE</sub>	HSE Frequency	V <sub>DD</sub> = 2.5 V ~ 5.0 V	4	—	16	MHz
C <sub>L</sub>	Load Capacitance	V <sub>DD</sub> = 5.0 V, R <sub>ESR</sub> = 100 Ω, @ 16 MHz	—	—	12	pF

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
R <sub>FBSE</sub>	Internal Feedback Resistor between XTALIN and XTALOUT pins	V <sub>DD</sub> = 5.0 V	—	0.5	—	MΩ
R <sub>ESR</sub>	Equivalent Series Resistance	V <sub>DD</sub> = 5.0 V, C <sub>L</sub> = 12 pF @ 16 MHz, HSEDR = 0	—	—	110	Ω
		V <sub>DD</sub> = 2.5 V, C <sub>L</sub> = 12 pF @ 16 MHz, HSEDR = 1	—	—	—	—
D <sub>HSE</sub>	HSE Oscillator Duty Cycle	—	40	—	60	%
I <sub>DDHSE</sub>	HSE Oscillator Current Consumption	V <sub>DD</sub> = 5.0 V, R <sub>ESR</sub> = 100 Ω, C <sub>L</sub> = 12 pF @ 8 MHz, HSEDR = 0	—	0.85	—	mA
		V <sub>DD</sub> = 5.0 V, R <sub>ESR</sub> = 25 Ω, C <sub>L</sub> = 12 pF @ 16 MHz, HSEDR = 1	—	3.0	—	
I <sub>PWDHSE</sub>	HSE Oscillator Power Down Current	V <sub>DD</sub> = 5.0 V	—	—	0.01	μA
t <sub>SUHSE</sub>	HSE Oscillator Startup Time	V <sub>DD</sub> = 5.0 V	—	—	4	ms

**Table 17. Low Speed External Clock (LSE) Characteristics**

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Operation Voltage	T <sub>A</sub> = -40 °C ~ 85 °C	2.5	—	5.5	V
f <sub>CK_LSE</sub>	LSE Frequency	V <sub>DD</sub> = 2.5 V ~ 5.5 V	—	32.768	—	kHz
R <sub>F</sub>	Internal feedback resistor	—	—	10	—	MΩ
R <sub>ESR</sub>	Equivalent Series Resistance	V <sub>DD</sub> = 5.0 V	30	—	TBD	kΩ
C <sub>L</sub>	Recommended load capacitances	V <sub>DD</sub> = 5.0 V	6	—	TBD	pF
I <sub>DDLSE</sub>	Oscillator Supply Current (High Current Mode)	f <sub>CK_LSE</sub> = 32.768 kHz, R <sub>ESR</sub> = 50 kΩ, C <sub>L</sub> ≥ 7 pF, V <sub>DD</sub> = 2.5 V ~ 5.5 V, T <sub>A</sub> = -40 °C ~ 85 °C	—	3.3	6.3	μA
	Oscillator Supply Current (Low Current Mode)	f <sub>CK_LSE</sub> = 32.768 kHz, R <sub>ESR</sub> = 50 kΩ, C <sub>L</sub> < 7 pF, V <sub>DD</sub> = 2.5 V ~ 5.5 V, T <sub>A</sub> = -40 °C ~ 85 °C	—	1.8	3.3	μA
	Power Down Current	—	—	—	0.01	μA
t <sub>SULSE</sub>	LSE Oscillator Startup Time (Low Current Mode)	f <sub>CK_LSE</sub> = 32.768 kHz, V <sub>DD</sub> = 2.5 V ~ 5.5 V	500	—	—	ms

Note: The following guidelines are recommended to increase the stability of the crystal circuit of the HSE / LSE clock in the PCB layout.

1. The crystal oscillator should be located as close as possible to the MCU to keep the trace length as short as possible to reduce the parasitic capacitance.
2. Shield lines in the vicinity of the crystal by using a ground plane to isolate signals and reduce noise.
3. Keep the high frequency signal lines away from the crystal area to prevent the crosstalk adverse effects.

## Internal Clock Characteristics

**Table 18. High Speed Internal Clock (HSI) Characteristics**

$T_A = 25\text{ }^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$V_{DD}$	Operation Voltage	$T_A = -40\text{ }^\circ\text{C} \sim 85\text{ }^\circ\text{C}$	2.5	—	5.5	V
$f_{HSI}$	HSI Frequency	$V_{DD} = 5\text{ V} @ 25\text{ }^\circ\text{C}$	—	8	—	MHz
$ACC_{HSI}$	Factory Calibrated HSI Oscillator Frequency Accuracy	$V_{DD} = 5.0\text{ V}$ $T_A = 25\text{ }^\circ\text{C}$	-2	—	2	%
		$V_{DD} = 2.5\text{ V} \sim 5.5\text{ V}$ $T_A = -40\text{ }^\circ\text{C} \sim 85\text{ }^\circ\text{C}$	-3	—	3	%
Duty	Duty Cycle	$f_{HSI} = 8\text{ MHz}$	35	—	65	%
$I_{DDHSI}$	Oscillator Supply Current	$f_{HSI} = 8\text{ MHz}$	—	—	140	$\mu\text{A}$
	Power Down Current	@ $V_{DD} = 2.5\text{ V} \sim 5.5\text{ V}$	—	—	0.01	$\mu\text{A}$
$T_{SUHSI}$	HSI Oscillator Startup time	$f_{HSI} = 8\text{ MHz}$	—	—	20	$\mu\text{s}$

**Table 19. Low Speed Internal Clock (LSI) Characteristics**

$T_A = 25\text{ }^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$V_{DD}$	Operation Voltage	$T_A = -40\text{ }^\circ\text{C} \sim 85\text{ }^\circ\text{C}$	2.5	—	5.5	V
$f_{LSI}$	LSI Frequency	$V_{DD} = 5.0\text{ V}, T_A = -40\text{ }^\circ\text{C} \sim 85\text{ }^\circ\text{C}$	21	32	43	kHz
$ACC_{LSI}$	LSI Frequency Accuracy	$V_{DD} = 5.0\text{ V}$ , with factory-trimmed	-10	—	+10	%
$I_{DDL SI}$	LSI Oscillator Operating Current	$V_{DD} = 5.0\text{ V}$	—	0.5	0.8	$\mu\text{A}$
$t_{SULSI}$	LSI Oscillator Startup Time	$V_{DD} = 5.0\text{ V}$	—	—	100	$\mu\text{s}$

## System PLL Characteristics

**Table 20. System PLL Characteristics**

$T_A = 25\text{ }^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$f_{PLLIN}$	System PLL Input Clock	—	4	—	16	MHz
$f_{CK\_PLL}$	System PLL Output Clock	—	16	—	60	MHz
$t_{LOCK}$	System PLL Lock Time	—	—	200	—	$\mu\text{s}$

## Memory Characteristics

Table 21. Flash Memory Characteristics

$T_A = 25\text{ }^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$N_{\text{ENDU}}$	Number of Guaranteed Program/Erase Cycles before Failure (Endurance)	$T_A = -40\text{ }^\circ\text{C} \sim 85\text{ }^\circ\text{C}$	10	—	—	K Cycles
$t_{\text{RET}}$	Data Retention Time	$T_A = -40\text{ }^\circ\text{C} \sim 85\text{ }^\circ\text{C}$	10	—	—	Years
$t_{\text{PROG}}$	Word Programming Time	$T_A = -40\text{ }^\circ\text{C} \sim 85\text{ }^\circ\text{C}$	20	—	—	$\mu\text{s}$
$t_{\text{ERASE}}$	Page Erase Time	$T_A = -40\text{ }^\circ\text{C} \sim 85\text{ }^\circ\text{C}$	2	—	—	ms
$t_{\text{MERASE}}$	Mass Erase Time	$T_A = -40\text{ }^\circ\text{C} \sim 85\text{ }^\circ\text{C}$	10	—	—	ms

## I/O Port Characteristics

Table 22. I/O Port Characteristics

$T_A = 25\text{ }^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit	
$I_{\text{IL}}$	Low Level Input Current	5.0 V I/O	$V_I = V_{\text{SS}}$ , On-chip pull-up resistor disabled	—	—	3	$\mu\text{A}$
		Reset pin		—	—	3	$\mu\text{A}$
$I_{\text{IH}}$	High Level Input Current	5.0 V I/O	$V_I = V_{\text{DD}}$ , On-chip pull-down resistor disabled	—	—	3	$\mu\text{A}$
		Reset pin		—	—	3	$\mu\text{A}$
$V_{\text{IL}}$	Low Level Input Voltage	5.0 V I/O	-0.5	—	$V_{\text{DD}} \times 0.35$	V	
		Reset pin	-0.5	—	$V_{\text{DD}} \times 0.35$	V	
$V_{\text{IH}}$	High Level Input Voltage	5.0 V I/O	$V_{\text{DD}} \times 0.65$	—	$V_{\text{DD}} + 0.5$	V	
		Reset pin	$V_{\text{DD}} \times 0.65$	—	$V_{\text{DD}} + 0.5$	V	
$V_{\text{HYS}}$	Schmitt Trigger Input Voltage Hysteresis	5.0 V I/O	—	$0.12 \times V_{\text{DD}}$	—	mV	
		Reset pin	—	$0.12 \times V_{\text{DD}}$	—	mV	
$I_{\text{OL}}$	Low Level Output Current (GPIO Sink Current)	5.0 V I/O 4 mA drive, $V_{\text{OL}} = 0.6\text{ V}$	4	—	—	mA	
		5.0 V I/O 8 mA drive, $V_{\text{OL}} = 0.6\text{ V}$	8	—	—	mA	
		5.0 V I/O 12 mA drive, $V_{\text{OL}} = 0.6\text{ V}$	12	—	—	mA	
		5.0 V I/O 16 mA drive, $V_{\text{OL}} = 0.6\text{ V}$	16	—	—	mA	
$I_{\text{OH}}$	High Level Output Current (GPIO Source Current)	5.0 V I/O 4 mA drive, $V_{\text{OH}} = V_{\text{DD}} - 0.6\text{ V}$	—	4	—	mA	
		5.0 V I/O 8 mA drive, $V_{\text{OH}} = V_{\text{DD}} - 0.6\text{ V}$	—	8	—	mA	
		5.0 V I/O 12 mA drive, $V_{\text{OH}} = V_{\text{DD}} - 0.6\text{ V}$	—	12	—	mA	
		5.0 V I/O 16 mA drive, $V_{\text{OH}} = V_{\text{DD}} - 0.6\text{ V}$	—	16	—	mA	

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V <sub>OL</sub>	Low Level Output Voltage	5.0 V 4 mA drive I/O, I <sub>OL</sub> = 4 mA	—	—	0.6	V
		5.0 V 8 mA drive I/O, I <sub>OL</sub> = 8 mA	—	—	0.6	V
		5.0 V 12 mA drive I/O, I <sub>OL</sub> = 12 mA	—	—	0.6	V
		5.0 V 16 mA drive I/O, I <sub>OL</sub> = 16 mA	—	—	0.6	V
V <sub>OH</sub>	High Level Output Voltage	5.0 V 4 mA drive I/O, I <sub>OH</sub> = 4 mA	V <sub>DD</sub> - 0.6	—	—	V
		5.0 V 8 mA drive I/O, I <sub>OH</sub> = 8 mA	V <sub>DD</sub> - 0.6	—	—	V
		5.0 V 12 mA drive I/O, I <sub>OH</sub> = 12 mA	V <sub>DD</sub> - 0.6	—	—	V
		5.0 V 16 mA drive I/O, I <sub>OH</sub> = 16 mA	V <sub>DD</sub> - 0.6	—	—	V
R <sub>PU</sub>	Internal Pull-up Resistor	V <sub>DD</sub> = 5.0 V	—	50	—	kΩ
		V <sub>DD</sub> = 3.3 V	—	76	—	
R <sub>PD</sub>	Internal Pull-down Resistor	V <sub>DD</sub> = 5.0 V	—	50	—	kΩ
		V <sub>DD</sub> = 3.3 V	—	76	—	

## ADC Characteristics

Table 23. ADC Characteristics


T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V <sub>DDA</sub>	Operating Voltage	—	2.5	5.0	5.5	V
V <sub>ADCIN</sub>	A/D Converter Input Voltage Range	—	0	—	V <sub>REF+</sub>	V
V <sub>REF+</sub>	A/D Converter Reference Voltage	—	—	V <sub>DDA</sub>	V <sub>DDA</sub>	V
I <sub>ADC</sub>	A/D Converter Current Consumption	V <sub>DDA</sub> = 5.0 V, 1 Msps	—	1.4	1.5	mA
I <sub>ADC_DN</sub>	A/D Converter Power Down Current Consumption	V <sub>DDA</sub> = 5.0 V	—	—	0.1	μA
f <sub>ADC</sub>	A/D Converter Clock Frequency	—	0.7	—	16.0	MHz
f <sub>S</sub>	Sampling Rate	—	0.05	—	1.00	MHz
t <sub>DL</sub>	Data Latency	—	—	12.5	—	1/f <sub>ADC</sub> Cycles
t <sub>S&amp;H</sub>	Sampling & Hold Time	—	—	3.5	—	1/f <sub>ADC</sub> Cycles
t <sub>ADCCONV</sub>	A/D Converter Conversion Time	—	—	16	—	1/f <sub>ADC</sub> Cycles
R <sub>I</sub>	Input Sampling Switch Resistance	—	—	—	1	kΩ
C <sub>I</sub>	Input Sampling Capacitance	No pin/pad capacitance included	—	4	—	pF
t <sub>SU</sub>	Start Up Time	—	—	—	1	μs

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
N	Resolution	—	—	12	—	bits
INL	Integral Non-linearity Error	$f_s = 750 \text{ kHz}, V_{DDA} = 5.0 \text{ V}$	—	$\pm 2$	$\pm 5$	LSB
DNL	Differential Non-linearity Error	$f_s = 750 \text{ kHz}, V_{DDA} = 5.0 \text{ V}$	—	$\pm 1$	—	LSB
$E_o$	Offset Error	—	—	—	$\pm 10$	LSB
$E_G$	Gain Error	—	—	—	$\pm 10$	LSB

Note: 1. Guaranteed by design, not tested in production.

- Due to the A/D Converter input channel and GPIO pin-shared function design limitation, the  $V_{DDA}$  supply power of the A/D Converter has to be equal to the  $V_{DD}$  supply power of the MCU in the application circuit.
- The figure below shows the equivalent circuit of the A/D Converter Sample-and-Hold input stage where  $C_1$  is the storage capacitor,  $R_1$  is the resistance of the sampling switch and  $R_S$  is the output impedance of the signal source  $V_S$ . Normally the sampling phase duration is approximately,  $3.5/f_{ADC}$ . The capacitance,  $C_1$ , must be charged within this time frame and it must be ensured that the voltage at its terminals becomes sufficiently close to  $V_S$  for accuracy. To guarantee this,  $R_S$  is not allowed to have an arbitrarily large value.



**Figure 11. ADC Sampling Network Model**

The worst case occurs when the extremities of the input range (0 V and  $V_{REF}$ ) are sampled consecutively. In this situation a sampling error below 1/4 LSB is ensured by using the following equation:

$$R_S < \frac{3.5}{f_{ADC} C_1 \ln(2^{N+2})} - R_1$$

Where  $f_{ADC}$  is the ADC clock frequency and N is the ADC resolution (N = 12 in this case). A safe margin should be considered due to the pin/pad parasitic capacitances, which are not accounted for in this simple model.

If in a system where the A/D Converter is used, there are no rail-to-rail input voltage variations between consecutive sampling phases,  $R_S$  may be larger than the value indicated by the equation above.

## Internal Reference Voltage Characteristics

**Table 24. Internal Reference Voltage Characteristics**

$T_A = 25\text{ }^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$V_{DDA}$	Operating Voltage	—	2.5	—	5.5	V
$V_{REF}$	Internal Reference Voltage after Factory Trimming @ $T_A = 25\text{ }^\circ\text{C}$	$V_{DDA} \geq 2.8\text{ V}$ VREFSEL[1:0] = 00	2.44	2.50	2.56	V
		$V_{DDA} \geq 3.3\text{ V}$ VREFSEL[1:0] = 01	2.92	3.00	3.08	
		$V_{DDA} \geq 4.6\text{ V}$ VREFSEL[1:0] = 10	3.90	4.00	4.10	
		$V_{DDA} \geq 4.8\text{ V}$ VREFSEL[1:0] = 11	4.39	4.50	4.61	
$ACC_{VREF}$	Reference Voltage Accuracy after Trimming	$V_{DDA} = 2.5\text{ V} \sim 5.5\text{ V}$ , $V_{REF} = 0.809\text{ V}$ , $T_A = -40\text{ }^\circ\text{C} \sim 85\text{ }^\circ\text{C}$	-2	—	+2	%
$t_{STABLE}$	Reference Voltage Stable Time	—	—	—	100	ms
$t_{SREFV}$	ADC Sampling Time when Reading Reference Voltage	—	10	—	—	$\mu\text{s}$
$I_{DD}$	Operating Current	—	—	50	70	$\mu\text{A}$
$I_{DDPWD}$	Power Down Current	—	—	—	0.01	$\mu\text{A}$

Note: 1. Guaranteed by design, not tested in production.

2. The trimming bits of the internal reference voltage are 6-bit resolution.

## Comparator Characteristics

**Table 25. Comparator Characteristics**

$T_A = 25\text{ }^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$V_{DDA}$	Operating Voltage	Comparator mode	2.5	—	5.5	V
$V_{IN}$	Input Common Mode Voltage Range	CP or CN	$V_{SSA}$	—	$V_{DDA}$	V
$V_{IOS}$	Input Offset Voltage <sup>(1)</sup>	—	-5	—	5	mV
$V_{HYS}$	Input Hysteresis $V_{DDA} = 5.0\text{ V}$	No hysteresis, CMPHM [1:0] = 00	—	0	—	mV
		Low hysteresis, CMPHM [1:0] = 01	—	50	—	mV
		Middle hysteresis, CMPHM [1:0] = 10	—	100	—	mV
		High hysteresis, CMPHM [1:0] = 11	—	150	—	mV
$t_{RT}$	Response Time Input Overdrive = $\pm 100\text{ mV}$	High Speed Mode $V_{DDA} \geq 3.6\text{ V}$	—	50	100	ns
		$V_{DDA} < 3.6\text{ V}$	—	100	250	
$I_{CMP}$	Current Consumption $V_{DDA} = 5.0\text{ V}$	Low Speed Mode	—	2	5	$\mu\text{s}$
		High Speed Mode	—	150	—	$\mu\text{A}$
$I_{CMP\_DN}$	Comparator Power Down Supply Current	High Speed Mode	—	10	—	$\mu\text{A}$
		Low Speed Mode	—	—	—	$\mu\text{A}$
$t_{CMPST}$	Comparator Startup Time	Comparator enabled to output valid	—	—	50	$\mu\text{s}$
$I_{CMP\_DN}$	Comparator Power Down Supply Current	CMPEN = 0, CVREN = 0, CVROE = 0	—	—	0.1	$\mu\text{A}$



Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>Comparator Voltage Reference (CVR)</b>						
V <sub>CVR</sub>	Output Range	—	V <sub>SSA</sub>	—	V <sub>DDA</sub>	V
N <sub>Bits</sub>	CVR Scaler Resolution	—	—	8	—	bits
t <sub>CVRST</sub>	Setting Time	V <sub>DDA</sub> = 3.3 V, CVREFOE = 1, C <sub>LOAD</sub> ≤ 100 pF, R <sub>LOAD</sub> ≥ 50 kΩ CVR Scaler Setting Time from CVRVAL = "00000000" to "11111111"	—	—	250	μs
I <sub>CVR</sub>	Current Consumption V <sub>DDA</sub> = 5.0 V	CVREN = 1, CVROE = 0	—	100	—	μA
		CVREN = 1, CVROE = 1	—	125	150	μA

Note: 1. Data based on characterization results only, not tested in production.  
 2. Guaranteed by design, not tested in production.

## GPTM/MCTM/SCTM Characteristics

Table 26. GPTM/MCTM/SCTM Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
f <sub>TM</sub>	Timer Clock Source for GPTM, MCTM and SCTM	—	—	—	f <sub>PCLK</sub>	MHz
t <sub>RES</sub>	Timer Resolution Time	—	1	—	—	1/f <sub>TM</sub>
f <sub>EXT</sub>	External Signal Frequency on Channel 0 ~ 3	—	—	—	1/2	f <sub>TM</sub>
RES	Timer Resolution	—	—	—	16	bits



## I<sup>2</sup>C Characteristics

Table 27. I<sup>2</sup>C Characteristics

Symbol	Parameter	Standard Mode		Fast Mode		Fast Plus Mode		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
f <sub>SCL</sub>	SCL Clock Frequency	—	100	—	400	—	1000	kHz
t <sub>SCL(H)</sub>	SCL Clock High Time	4.500	—	1.125	—	0.450	—	μs
t <sub>SCL(L)</sub>	SCL Clock Low Time	4.500	—	1.125	—	0.450	—	μs
t <sub>FALL</sub>	SCL and SDA Fall Time	—	1.300	—	0.340	—	0.135	μs
t <sub>RISE</sub>	SCL and SDA Rise Time	—	1.300	—	0.340	—	0.135	μs
t <sub>SU(SDA)</sub>	SDA Data Setup Time	500	—	125	—	50	—	ns
t <sub>H(SDA)</sub>	SDA Data Hold Time <sup>(5)</sup>	0	—	0	—	0	—	ns
	SDA Data Hold Time <sup>(6)</sup>	—	1.600	—	0.475	—	0.250	μs
t <sub>VD(SDA)</sub>	SDA Data Valid Time	—	1.600	—	0.475	—	0.250	μs
t <sub>SU(STA)</sub>	START Condition Setup Time	500	—	125	—	50	—	ns
t <sub>H(STA)</sub>	START Condition Hold Time	0	—	0	—	0	—	ns
t <sub>SU(STO)</sub>	STOP Condition Setup Time	500	—	125	—	50	—	ns

Note: 1. Guaranteed by design, not tested in production.

2. To achieve 100 kHz standard mode, the peripheral clock frequency must be higher than 2 MHz.
3. To achieve 400 kHz fast mode, the peripheral clock frequency must be higher than 8 MHz.
4. To achieve 1 MHz fast plus mode, the peripheral clock frequency must be higher than 20 MHz.
5. This characteristic parameter of the I<sup>2</sup>C bus timing is based on: COMBFILTEREN = 0 and SEQFILTER = 00.
6. This characteristic parameter of the I<sup>2</sup>C bus timing is based on: COMBFILTEREN = 1 and SEQFILTER = 00.





Figure 12. I<sup>2</sup>C Timing Diagram

## SPI Characteristics


**Table 28. SPI Characteristics**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>SPI Master Mode</b>						
$f_{SCK}$	SPI Master Output SCK Clock Frequency	Master mode SPI peripheral clock frequency $f_{PCLK}$	—	—	$f_{PCLK}/2$	MHz
$t_{SCK(H)}$ $t_{SCK(L)}$	SCK Clock High or Low Time	—	$t_{SCK}/2 - 2$	—	$t_{SCK}/2 + 1$	ns
$t_{V(MO)}$	Data Output Valid Time	—	—	—	5	ns
$t_{H(MO)}$	Data Output Hold Time	—	2	—	—	ns
$t_{SU(MI)}$	Data Input Setup Time	—	5	—	—	ns
$t_{H(MI)}$	Data Input Hold Time	—	5	—	—	ns
<b>SPI Slave Mode</b>						
$f_{SCK}$	SPI Slave Input SCK Clock Frequency	Slave mode SPI peripheral clock frequency $f_{PCLK}$	—	—	$f_{PCLK}/3$	MHz
$Duty_{SCK}$	SPI Slave Input SCK Clock Duty Cycle	—	30	—	70	%
$t_{SU(SEL)}$	SEL Enable Setup Time	—	$3 t_{PCLK}$	—	—	ns
$t_{H(SEL)}$	SEL Enable Hold Time	—	$2 t_{PCLK}$	—	—	ns
$t_{A(SO)}$	Data Output Access Time	—	—	—	$3 t_{PCLK}$	ns
$t_{DIS(SO)}$	Data Output Disable Time	—	—	—	10	ns
$t_{V(SO)}$	Data Output Valid Time	—	—	—	25	ns
$t_{H(SO)}$	Data Output Hold Time	—	15	—	—	ns
$t_{SU(SI)}$	Data Input Setup Time	—	5	—	—	ns
$t_{H(SI)}$	Data Input Hold Time	—	4	—	—	ns

Note: 1.  $f_{SCK}$  is SPI output/input clock frequency and  $t_{SCK} = 1/f_{SCK}$ .  
 2.  $f_{PCLK}$  is SPI peripheral clock frequency and  $t_{PCLK} = 1/f_{PCLK}$ .



**Figure 13. SPI Timing Diagrams – SPI Master Mode**



**Figure 14. SPI Timing Diagrams – SPI Slave Mode with CPHA = 1**

## 6 Package Information


---

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the [Holtek website](#) for the latest version of the [Package/Carton Information](#).

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information


## 28-pin SSOP (150mil) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	—	0.236 BSC	—
B	—	0.154 BSC	—
C	0.008	—	0.012
C'	—	0.390 BSC	—
D	—	—	0.069
E	—	0.025 BSC	—
F	0.004	—	0.010
G	0.016	—	0.050
H	0.004	—	0.010
$\alpha$	0°	—	8°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	—	6.00 BSC	—
B	—	3.90 BSC	—
C	0.20	—	0.30
C'	—	9.90 BSC	—
D	—	—	1.75
E	—	0.635 BSC	—
F	0.10	—	0.25
G	0.41	—	1.27
H	0.10	—	0.25
$\alpha$	0°	—	8°


### SAW Type 32-pin QFN (4mm × 4mm × 0.75mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	0.028	0.030	0.031
A1	0.000	0.001	0.002
A3	—	0.008 BSC	—
b	0.006	0.008	0.010
D	—	0.157 BSC	—
E	—	0.157 BSC	—
e	—	0.016 BSC	—
D2	0.104	0.106	0.108
E2	0.104	0.106	0.108
L	0.014	0.016	0.018
K	0.008	—	—

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	—	0.203 BSC	—
b	0.15	0.20	0.25
D	—	4.00 BSC	—
E	—	4.00 BSC	—
e	—	0.40 BSC	—
D2	2.65	2.70	2.75
E2	2.65	2.70	2.75
L	0.35	0.40	0.45
K	0.20	—	—


## SAW Type 46-pin QFN (6.5mm × 4.5mm × 0.75mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	0.028	0.030	0.031
A1	0.000	0.001	0.002
A3	—	0.008 BSC	—
b	0.006	0.008	0.010
D	—	0.256 BSC	—
E	—	0.177 BSC	—
e	—	0.016 BSC	—
D2	0.199	0.201	0.203
E2	0.120	0.122	0.124
L	0.014	0.016	0.018
K	0.008	—	—

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	—	0.203 BSC	—
b	0.15	0.20	0.25
D	—	6.50 BSC	—
E	—	4.50 BSC	—
e	—	0.40 BSC	—
D2	5.05	5.10	5.15
E2	3.05	3.10	3.15
L	0.35	0.40	0.45
K	0.20	—	—

## 48-pin LQFP (7mm × 7mm) Outline Dimensions




Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	—	0.354 BSC	—
B	—	0.276 BSC	—
C	—	0.354 BSC	—
D	—	0.276 BSC	—
E	—	0.020 BSC	—
F	0.007	0.009	0.011
G	0.053	0.055	0.057
H	—	—	0.063
I	0.002	—	0.006
J	0.018	0.024	0.030
K	0.004	—	0.008
α	0°	—	7°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	—	9.00 BSC	—
B	—	7.00 BSC	—
C	—	9.00 BSC	—
D	—	7.00 BSC	—
E	—	0.50 BSC	—
F	0.17	0.22	0.27
G	1.35	1.40	1.45
H	—	—	1.60
I	0.05	—	0.15
J	0.45	0.60	0.75
K	0.09	—	0.20
α	0°	—	7°



### 64-pin LQFP (7mm × 7mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	—	0.354 BSC	—
B	—	0.276 BSC	—
C	—	0.354 BSC	—
D	—	0.276 BSC	—
E	—	0.016 BSC	—
F	0.005	0.007	0.009
G	0.053	0.055	0.057
H	—	—	0.063
I	0.002	—	0.006
J	0.018	0.024	0.030
K	0.004	—	0.008
α	0°	—	7°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	—	9.00 BSC	—
B	—	7.00 BSC	—
C	—	9.00 BSC	—
D	—	7.00 BSC	—
E	—	0.40 BSC	—
F	0.13	0.18	0.23
G	1.35	1.40	1.45
H	—	—	1.60
I	0.05	—	0.15
J	0.45	0.60	0.75
K	0.09	—	0.20
α	0°	—	7°



Singel 3 | B-2550 Kontich | Belgium | Tel. +32 (0)3 458 30 33  
info@alcom.be | www.alcom.be

Rivium 1e straat 52 | 2909 LE Capelle aan den IJssel | The Netherlands  
Tel. +31 (0)10 288 25 00 | info@alcom.nl | www.alcom.nl

Copyright© 2022 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at <http://www.holtek.com>.