

2.2022

TFT / IPS DISPLAY 160x80 DOTS 0.96"

SPI Interface incl. controller ST7735S



FEATURES

- 0.96" LOW-POWER TFT
- WIDE VIEWING ANGLE ALL AROUND (IPS)
- 500cd/m² / 400 cd/m² with PCAP
- 3.3 V SINGLE SUPPLY
- -20..+70°C (T_{OP})
- 160x80 DOTS
- INCL. CONTROLLER ST7735S
- PCAP WITH I²C BUS CONTROLLER FT3267
- 4-WIRE AND 3-WIRE SPI
- 27.95x13.5 mm OUTLINE DIMENSIONS (W. TOUCH 18.7x31.9 mm)

ORDERING CODE

IPS 0.96" – 160X80 DOTS, INCL. ST7735S SPI

IPS 0.96" – 160X80 DOTS, INCL. ST7735S SPI, WITH PCAP (I²C)

EA TFT009-81AINN

EA TFT009-81AITC

Content

1. Summary
2. General Specification
3. Absolute Maximum Ratings
4. Electrical Characteristics
5. Data Color Coding
6. Power ON/OFF Sequence
7. Reset Timing
8. Optical Characteristics
9. Pinout
10. Reliability
11. PCAP Touchpanel
12. Initial Code for TFT display
13. Contour Drawing

1. Summary

With its new 0.96" TFT display DISPLAY VISIONS launches a small-sized displays with high-quality. The IPS technology provide full viewing angle with all-angle color stability management (AACS). This means that color stays same even when viewing angle is changing. So it can be used in portrait mode 80x160 or landscape mode 160x80 direction without any disadvantage. Display brightness is typ. 500cd/m² and paves the way for manifold applications in industrially and medically field, even for usage at direct sunlight.

The displays provide 3-wire and 4-wire SPI interface which is perfect for pin saving applications. Connection is stamp soldering directly to pcb.

The version EA TFT009-81AITC comes with a PCAP touch panel. Interface for touch is I²C which makes it easy to read out directly the coordinates. Interface connection is done via 6-pin ZIF connector (not included).

2. General Specifications

Item	Dimension	Unit
EA TFT009-81AINN	160x80 dots IPS display	
EA TFT009-81AITC	160x80 dots IPS display with PCAP touch panel	
Size	0.96	inch
Dot Matrix	80 x RGB x 160(TFT)	dots
Module dimension	13.5(W) x 27.95(H) x 1.54(D)	mm
Active area	10.8 x 21.696	mm
Dot pitch	0.135 x 0.1356	mm
LCD type	TFT, Normally black, Transmissive	
Viewing Angle	80/80/80/80	°
Aspect Ratio	1:2	
IC	ST7735S	
Interface	Display SPI Interface / PCAP I ² C bus interface	
Backlight Type	LED white	
Surface	Glare	
Touchpanel	PCAP, FT3267 or equivalent (-AITC only)	

*Color tone slight changed by temperature and driving voltage.

3. Absolute Maximum Ratings

Item	Symbol	Min	Typ	Max	Unit
Operating Temperature	TOP	-20	—	+70	°C
Storage Temperature	TST	-30	—	+80	°C

Note: Device is subject to be damaged permanently if stresses beyond those absolute maximum ratings listed above

1. Temp. $\leq 60^{\circ}\text{C}$, 90% RH MAX. Temp. $> 60^{\circ}\text{C}$, Absolute humidity shall be less than 90% RH at 60°C

4. Electrical Characteristics

4.1. Operating conditions:

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage TFT	VCC	3.0	3.3	3.6	V
Supply LCM current TFT	ICC	—	2	3	mA
Power supply PCAP	VDDT	2.8	—	3.3	V
	I _{VDDT}	—	4	-	mA
	I _{VDDT / Sleep}	-	50	-	μA


Note:

To avoid power supply noise, please avoid using driving conditions close to min. or max. value

4.2. LED driving conditions

Parameter	Symbol	Min.	Typ.	Max.	Unit	Remark
LED current	I _{LED}	—	20	—	mA	
LED voltage	V _{LED}	2.8	3.0	3.3	V	Note 1
LED Life Time		—	50000	—	Hr	Note 2,3,4


Note 1 : There is 1 LED



Note 2 : $T_a = 25\text{ }^\circ\text{C}$


Note 3 : Brightness to be decreased to 50% of the initial value

Note 4 : The single LED lamp case



5. Data Color Coding

5.1. 3-Wire SPI Mode: RGB 5-6-5-bit Input, 65K-Colors, 3AH="05h"




Note 1: Pixel data with the 16-bit color depth information

Note 2: The most significant bits are: Rx4, Gx5 and Bx4

Note 3: The least significant bits are: Rx0, Gx0 and Bx0

5.2. 4-Wire SPI Mode: RGB 5-6-5-bit Input, 65K-Colors, 3AH="05h"




Note 1. Pixel data with the 16-bit color depth information


Note 2. The most significant bits are: Rx4, Gx5 and Bx4

Note 3. The least significant bits are: Rx0, Gx0 and Bx0

6. Power ON/OFF Sequence



7. Reset Timing



Related Pins	Symbol	Parameter	MIN	MAX	Unit
RESX	tRESW	Reset Pulse Duration	10	-	us
	tREST	Reset Cancel	-	5	ms
				120	ms


Table 14 Reset Timing

Notes:

- The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.
- Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9us	Reset Starts

- During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out -mode. The display remains the blank state in Sleep In -mode.) and then return to Default condition for Hardware Reset.
- Spike Rejection also applies during a valid reset pulse as shown below:



- When Reset applied during Sleep In Mode.
- When Reset applied during Sleep Out Mode.
- It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

8. Optical Characteristics

Item	Symbol	Condition.	Min	Typ.	Max.	Unit	Remark	
Response time	T_r	$\theta=0^\circ \cdot \phi=0^\circ$	-	30	40	ms	Note 3	
	T_f							
Contrast ratio	CR	At optimized viewing angle	-	800	-	-	Note 4	
Color Chromaticity	White	W_x	$\theta=0^\circ \cdot \phi=0^\circ$	0.255	0.305	0.355	Note 2,6,7	
		W_y		0.275	0.325	0.375		
Viewing angle	Hor.	θ_R	CR \geq 10	-	80	-	Deg.	Note 1
		θ_L		-	80	-		
	Ver.	ϕ_T		-	80	-		
		ϕ_B		-	80	-		
Brightness	-	AINN	400	500	-	cd/m ²	Center of display	
		AITC	300	400	-			
Uniformity	(U)	-	75	-	-	%	Note 5	

Ta=25±2°C

Note 1: Definition of viewing angle




Fig.8.1. Definition of viewing angle

Note 2: Test equipment setup:

After stabilizing and leaving the panel alone at a driven temperature for 10 minutes, the measurement should be executed. Measurement should be executed in a stable, windless, and dark room. Optical specifications are measured by Topcon BM-7 or BM-5 luminance meter 1.0° field of view at a distance of 50cm and normal direction.





Fig. 8.2. Optical measurement system setup

Note 3: Definition of Response time:

The response time is defined as the LCD optical switching time interval between "White" state and "Black" state. Rise time, T_r , is the time between photo detector output intensity changed from 90% to 10%. And fall time, T_f , is the time between photo detector output intensity changed from 10% to 90%



Note 4: Definition of contrast ratio:

The contrast ratio is defined as the following expression.

$$\text{Contrast ratio (CR)} = \frac{\text{Luminance measured when LCD on the "White" state}}{\text{Luminance measured when LCD on the "Black" state}}$$

Note 5: Definition of Luminance Uniformity

Active area is divided into 3 measuring areas (reference the picture in below). Every measuring point is placed at the center of each measuring area.

$$\text{Luminance Uniformity (U)} = \text{Lmin/Lmax} \times 100\%$$

L = Active area length

W = Active area width




Fig9.3. Definition of uniformity

Note 6: Definition of color chromaticity (CIE 1931)
Color coordinates measured at the center point of LCD

Note 7: Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.

9. Pinout

9.1. LCM PIN Definition


Pin	Symbol	Function	Remark
1	SPI4W	SPI4W='0', 3-wire SPI SPI4W='1', 4-wire SPI	
2	NC	No connection	
3	SDA	Serial interface data	
4	SCL	Serial interface clock	
5	RS	Data/command selection pin (4-wire SPI use)	
6	RES	Reset pin (low active)	
7	CS	Chip selection pin (low active)	
8	GND	Ground	
9	NC	No connection	
10	VCC	Power supply	
11	LEDK	Back light cathode	
12	LEDA	Back light anode	
13	GND	Ground	

9.2. PCAP PIN Definition

Pin	Symbol	Function	Remark
1	VDDT	Power supply	
2	SCL	I ² C clock signal. Must be pulled high	
3	SDA	I ² C data signal. Must be pulled high	
4	INT	External interrupt to the host	
5	RESET	External Reset (low active)	
6	VSS	Power ground	

10. Reliability

Content of Reliability Test (Wide temperature, -20°C~70°C)

Environmental Test			
Test Item	Content of Test	Test Condition	Note
High Temperature storage	Endurance test applying the high storage temperature for a long time.	80°C 200hrs	2
Low Temperature storage	Endurance test applying the low storage temperature for a long time.	-30°C 200hrs	1,2
High Temperature Operation	Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time.	70°C 200hrs	—
Low Temperature Operation	Endurance test applying the electric stress under low temperature for a long time.	-20°C 200hrs	1
High Temperature/ Humidity Operation	The module should be allowed to stand at 60°C,90%RH max	60°C,90%RH 96hrs	1,2
Thermal shock resistance	The sample should be allowed stand the following 10 cycles of operation -20°C 25°C 70°C 	-20°C/70°C 10 cycles	—
Vibration test	Endurance test applying the vibration during transportation and using.	Total fixed Amplitude : 1.5mm Frequency : 10~55Hz One cycle 60 seconds to 3 directions of X,Y,Z 15 minutes each	3
Static electricity test	Endurance test applying the electric stress to the terminal.	VS=±600V(contact), ±800v(air), RS=330Ω CS=150pF 10 times	—


Note1: No dew condensation to be observed.

Note2: The function test shall be conducted after 4 hours storage at the normal Temperature and humidity after remove from the test chamber.

Note3: The packing have to including into the vibration testing.

11. PCAP Touchpanel

Interface for PCAP is I²C bus with address 0x70. An interrupt signal to inform the host that touch data is ready for read. /INT signal will be low if there is a touch detected.




11.1 Capacitive Touch Register Description

Register No	Register Name	Bits	Value	Description
02h	Touch Points	[3:0]		The detected point number, 1
03h	Touch 1 Event Flag	[7:6]	00b 01b 10b 11b	Put Down Put Up Contact Reserved
03h	TOUCH1_XH	[3:0]	0h - 1h	Upper 4 bits of X touch coordinate
04h	TOUCH1_XL	[7:0]	00h - FFh	Lower 8 bits of X touch coordinate
05h	TOUCH1_YH	[3:0]	0h - 1h	Upper 4 bits of Y touch coordinate
06h	TOUCH1_YL	[7:0]	00h - FFh	Lower 8 bits of Y touch coordinate

11.2 Application Circuit

Pinout is mentioned on page 15. SCL and SDA should be pulled high externally with 7.5KΩ-10KΩ.



More information in data sheet FT3267 and application note.

12. Initial Code for TFT display

```
GATE = 160;
SOURCE = 80;

//RESET
SPI_RST = 1; //RA0
delay1(10);
SPI_RST = 0;
delay1(1000);
SPI_RST = 1;
delay1(10);

SPI_TFT009_WrCmd(0x11); //Sleep out
delay(120);

//ST7735S Frame Rate Setting in normal mode: fosc/ (((RTNA*2)+40)*(LINE+FPA+BPA+2))=80
SPI_TFT009_WrCmd(0XB1); // fosc=850KHz
SPI_TFT009_WriteData(0X05); // RTNA=5
SPI_TFT009_WriteData(0X3C); //20180612 // FPA=58
SPI_TFT009_WriteData(0X3C); //20180612 // BPA=58

//ST7735S Frame Rate Setting in idle mode: fosc/ (((RTNB*2)+40)*(LINE+FPB+BPB+2))=80
SPI_TFT009_WrCmd(0XB2); // fosc=850KHz
SPI_TFT009_WriteData(0X05); // RTNB=5
SPI_TFT009_WriteData(0X3C); //20180612 // FPB=58
SPI_TFT009_WriteData(0X3C); //20180612 // BPB=58

//ST7735S Frame Rate Setting in parital mode (dot inverson): fosc/ (((RTNC*2)+40)*(LINE+FPC+BPC+2))=80
//ST7735S Frame Rate Setting in parital mode (column inverson): fosc/ (((RTNC*2)+40)*(LINE+FPC+BPC+2))=80
SPI_TFT009_WrCmd(0XB3); // fosc=850KHz
SPI_TFT009_WriteData(0X05); // RTNC=5
SPI_TFT009_WriteData(0X3C); //20180612 // FPC=58
SPI_TFT009_WriteData(0X3C); // BPC=58
SPI_TFT009_WriteData(0X05); // RTND=5
```

```

SPI_TFT009_WriteData(0X3C); // FPD=58
SPI_TFT009_WriteData(0X3C); // BPD=58

//ST7735S Display Inversion Control
SPI_TFT009_WrCmd(0XB4); // Dot inversion: 20184019 modify from Sitronix initial code
SPI_TFT009_WriteData(0X07); // 0xB4[2]=Inversion setting in normal mode
// 0xB4[1]=Inversion setting in idle mode
// 0xB4[0]=Inversion setting in partial mode

//ST7735S Power on Sequence
SPI_TFT009_WrCmd(0XC0); // power control 1
SPI_TFT009_WriteData(0XE9); // {Par.3[0],Par.1[4:0]}=VRHP[5:0]=2→GVDD=4.6, Par.1[7:5]=AVDD
[2:0]=6→AVDD=5.1
SPI_TFT009_WriteData(0X09); // {Par.3[1],Par.2[4:0]}=VRHN[5:0]=2→GVCL=-4.6
SPI_TFT009_WriteData(0X04); // Par.3[7:6]=MODE[1:0]=2X

SPI_TFT009_WrCmd(0XC1); // power control 2
SPI_TFT009_WriteData(0XC5); // Par.1 [1:0]=VGHBT[1:0]=0→VGH=2*AVDD+VGH25-0.5 // Par.1

[3:2]=VGLSEL[1:0]=0→VGL=-7.5 // Par.1 [7:6]=VGLSEL[1:0]=3→VGH25=2.4

SPI_TFT009_WrCmd(0XC2); // power control 3
SPI_TFT009_WriteData(0X0D); // (Sitronix initial) {Par.1 [7:6],Par.2[7:0]=DCA[9:0]=00000000'b→Booster
set up cycle BCLK/1 BCLK/3 BCLK/1 BCLK/1 BCLK/1 in normal mode
SPI_TFT009_WriteData(0X00); // Par.1[5:3]=SAPA[2:0]=001'b→ OP current is small in normal mode
// Par.1[2:0]=APA[2:0]=001'b→ OP current is Large in normal mode

SPI_TFT009_WrCmd(0XC3); // power control 4
SPI_TFT009_WriteData(0X8D); // (Sitronix initial){Par.1 [7:6],Par.2[7:0]=DCB[9:0]=1001101010'b→Booster
set up cycle BCLK/2 BCLK/1 BCLK/2 BCLK/2 BCLK/2 in idle mode
SPI_TFT009_WriteData(0X6A); // Par.1[5:3]=SAPB[2:0]=001'b→ OP current is small in idle mode
// Par.1[2:0]=APB[2:0]=011'b→ OP current is Medium in idle mode

SPI_TFT009_WrCmd(0XC4); // power control 5
SPI_TFT009_WriteData(0X8D); // (Sitronix initial){Par.1 [7:6],Par.2[7:0]=DCC[9:0]=1011101110'b→Booster
set up cycle BCLK/2 BCLK/2 BCLK/2 BCLK/4 BCLK/2 in partial mode

```

```

SPI_TFT009_WriteData(0XEE); // Par.1[5:3]=SAPC[2:0]=001'b→ OP current is small in partial mode

// ST7735S VCOM
SPI_TFT009_WrCmd(0XC5); // VCOM setting value
SPI_TFT009_WriteData(0X15); // 0XC5[5:0]=010010'b → VCOM=-0.875

// ST7735 Memory data access control: add from Sitronix initial code
SPI_TFT009_WrCmd(0X36); // VCOM setting value
SPI_TFT009_WriteData(0XC8); //ST7735 Display Inversion on
SPI_TFT009_WrCmd(0X21);

// ST7735 Gamma Sequence
SPI_TFT009_WrCmd(0XE0); // Gamma setting value (Positive Polarity)
SPI_TFT009_WriteData(0X07); // Par.1[5:0]=VRF0P[5:0]=000011'b (Variable Resistor VRHP)
SPI_TFT009_WriteData(0X0E); // Par.2[5:0]=VOS0P[5:0]=011011'b (Variable Resistor VRLP)
SPI_TFT009_WriteData(0X08); // Par.3[5:0]=PK0P[5:0]=010010'b (Voltage of V3 grayscale)
SPI_TFT009_WriteData(0X07); // Par.4[5:0]=PK1P[5:0]=010001'b (Voltage of V4 grayscale)
SPI_TFT009_WriteData(0X10); // Par.5[5:0]=PK2P[5:0]=111111'b (Voltage of V12 grayscale)
SPI_TFT009_WriteData(0X07); // Par.6[5:0]=PK3P[5:0]=111010'b (Voltage of V20 grayscale)
SPI_TFT009_WriteData(0X02); // Par.7[5:0]=PK4P[5:0]=111010'b (Voltage of V28 grayscale)
SPI_TFT009_WriteData(0X07); // Par.8[5:0]=PK5P[5:0]=110100'b (Voltage of V36 grayscale)
SPI_TFT009_WriteData(0X09); // Par.9[5:0]=PK6P[5:0]=101111'b (Voltage of V44 grayscale)
SPI_TFT009_WriteData(0X0F); // Par.10[5:0]=PK7P[5:0]=101011'b (Voltage of V52 grayscale)
SPI_TFT009_WriteData(0X25); // Par.11[5:0]=PK8P[5:0]=110000'b (Voltage of V56 grayscale)
SPI_TFT009_WriteData(0X36); // Par.12[5:0]=PK9P[5:0]=111010'b (Voltage of V60 grayscale)
SPI_TFT009_WriteData(0X00); // Par.13[5:0]=SELV0P[5:0]=000000'b (Voltage of V0 grayscale)
SPI_TFT009_WriteData(0X08); // Par.14[5:0]=SELV1P[5:0]=000001'b (Voltage of V1 grayscale)
SPI_TFT009_WriteData(0X04); // Par.15[5:0]=SELV62P[5:0]=000010'b (Voltage of V62 grayscale)
SPI_TFT009_WriteData(0X10); // Par.16[5:0]=SELV63P[5:0]=001001'b (Voltage of V63 grayscale)

SPI_TFT009_WrCmd(0XE1); // Gamma setting value (Negative Polarity)
SPI_TFT009_WriteData(0X0A); // Par.1[5:0]=VRF0N[5:0]=000011'b (Variable Resistor VRHN)
SPI_TFT009_WriteData(0X0D); // Par.2[5:0]=VOS0N[5:0]=011011'b (Variable Resistor VRLN)
SPI_TFT009_WriteData(0X08); // Par.3[5:0]=PK0N[5:0]=010010'b (Voltage of V3 grayscale)
SPI_TFT009_WriteData(0X07); // Par.4[5:0]=PK1N[5:0]=010001'b (Voltage of V4 grayscale)

```

```

SPI_TFT009_WriteData(0X0F); // Par.5 [5:0]=PK2N [5:0]=110010'b (Voltage of V12 grayscale)
SPI_TFT009_WriteData(0X07); // Par.6 [5:0]=PK3N [5:0]=101111'b (Voltage of V20 grayscale)
SPI_TFT009_WriteData(0X02); // Par.7 [5:0]=PK4N [5:0]=101010'b (Voltage of V28 grayscale)
SPI_TFT009_WriteData(0X07); // Par.8 [5:0]=PK5N [5:0]=101111'b (Voltage of V36 grayscale)
SPI_TFT009_WriteData(0X09); // Par.9 [5:0]=PK6N [5:0]=101110'b (Voltage of V44 grayscale)
SPI_TFT009_WriteData(0X0F); // Par.10 [5:0]=PK7N [5:0]=101100'b (Voltage of V52 grayscale)
SPI_TFT009_WriteData(0X25); // Par.11 [5:0]=PK8N [5:0]=111001'b (Voltage of V56 grayscale)
SPI_TFT009_WriteData(0X35); // Par.12 [5:0]=PK9N [5:0]=111111'b (Voltage of V60 grayscale)
SPI_TFT009_WriteData(0X00); // Par.13 [5:0]=SELV0N [5:0]=000000'b (Voltage of V0 grayscale)
SPI_TFT009_WriteData(0X09); // Par.14 [5:0]=SELV1N [5:0]=000000'b (Voltage of V1 grayscale)
SPI_TFT009_WriteData(0X04); // Par.15 [5:0]=SELV62N [5:0]=000001'b (Voltage of V62 grayscale)
SPI_TFT009_WriteData(0X10); // Par.16 [5:0]=SELV63N [5:0]=001001'b (Voltage of V63 grayscale)

SPI_TFT009_WrCmd(0XFC); // Enable Gate power save mode
SPI_TFT009_WriteData(0XC0); // 0XFC [7:6]=GCV_Enable [1:0]=10'b→ Gate Pump Clock Frequency disable
// 0XFC [3:2]=CLK_Variable [1:0]=11'b→ Save Power Ability is Large

SPI_TFT009_WrCmd(0X3A);
SPI_TFT009_WriteData(0X05); // 65K Mode

SPI_TFT009_WrCmd(0X2A);
SPI_TFT009_WriteData(0X00); // 65K Mode
SPI_TFT009_WriteData(0X1A); // 65K Mode
SPI_TFT009_WriteData(0X00); // 65K Mode
SPI_TFT009_WriteData(0X69); // 65K Mode


SPI_TFT009_WrCmd(0X2B);
SPI_TFT009_WriteData(0X00); // 6
SPI_TFT009_WriteData(0X01); //
SPI_TFT009_WriteData(0X00); //
SPI_TFT009_WriteData(0XA0); //

SPI_TFT009_WrCmd(0X29); // Display on


```

13. Contour Drawing

EA TFT009-81AINN



EA TFT009-81AITC with integrated PCAP touchpanel



TFT PFC

PIN NO.	SYMBOL
1	SPI4W
2	NC
3	SDA
4	SCL
5	RS
6	RES
7	CS
8	GND
9	NC
10	VCC
11	VLED-
12	VLED+
13	GND

TP PFC

PIN NO.	SYMBOL
1	VDDT
2	SCL
3	SDA
4	INT
5	RESET
6	VSS

13.1 Bending Radius

