

CRYSTAL OSCILLATOR (SPXO)


OUTPUT : CMOS



Product Number (please contact us)  
 SG2016CAN: X1G004801xxxx00  
 SG-210STF: X1G004171xxxx00  
 SG3225CAN: X1G005961xxxx15  
 SG5032CAN: X1G004451xxxx00  
 SG7050CAN: X1G004481xxxx00

SG2016 / 3225 / 5032 / 7050CAN  
 SG-210STF

- Frequency : 20 standard frequencies
- Supply voltage : 1.8 V to 3.3 V Typ.
- Function : Standby( $\overline{ST}$ )
- Operating temperature : -40 °C to +105 °C



Specifications (characteristics)

Item	Symbol	Specifications			Conditions / Remarks	
Output frequency	fo	4 MHz 14.7456 MHz 25 MHz 33.3333 MHz	8 MHz 16 MHz 26 MHz 40 MHz	10 MHz 20 MHz 27 MHz 48 MHz	12 MHz 24 MHz 32 MHz 50 MHz	12.288 MHz 24.576 MHz 33.33 MHz 72 MHz
Supply voltage	Vcc	1.60 V to 3.63 V			4 MHz ≤ fo ≤ 50 MHz, T <sub>use</sub> = +105 °C Max.	
		1.71 V to 3.63 V			fo = 72 MHz, T <sub>use</sub> = +85 °C Max.	
		2.25 V to 3.63 V			fo = 72 MHz, T <sub>use</sub> = +105 °C Max.	
Storage temperature	T <sub>stg</sub>	-55 °C to +125 °C			SG2016CAN, SG3225CAN	
		-40 °C to +125 °C			All others	
Operating temperature	T <sub>use</sub>	-20 °C to +70 °C, -40 °C to +85 °C, -40 °C to +105 °C			See of figure *1	
Frequency tolerance	f <sub>tol</sub>	±25 × 10 <sup>-6</sup>			-20 °C to +70 °C	
		±50 × 10 <sup>-6</sup>			-40 °C to +85 °C, -40 °C to +105 °C	
		V <sub>cc</sub> = 1.8 V ± 10 %	V <sub>cc</sub> = 2.5 V ± 10 %	V <sub>cc</sub> = 3.3 V ± 10 %		
Current consumption	I <sub>cc</sub>	1.5 mA Max.	1.6 mA Max.	1.8 mA Max.	No load condition, 4 MHz ≤ fo ≤ 20 MHz	
		1.8 mA Max.	2.0 mA Max.	2.2 mA Max.	No load condition, 20 MHz < fo ≤ 40 MHz	
		2.1 mA Max.	2.4 mA Max.	2.6 mA Max.	No load condition, 40 MHz < fo ≤ 50 MHz	
		2.4 mA Max.	2.8 mA Max.	3.0 mA Max.	No load condition, fo = 72 MHz	
Stand-by current	I <sub>std</sub>	2.1 μA Max.	2.5 μA Max.	2.7 μA Max.	$\overline{ST}$ = GND	
Symmetry	SYM	45 % to 55 %			50 % V <sub>cc</sub> level, L <sub>CMOS</sub> ≤ 15 pF	
Output voltage	V <sub>OH</sub>	90 % V <sub>cc</sub> Min.			1.8 V ± 10 %    2.5 V ± 10 %    3.3 V ± 10 %	
	V <sub>OL</sub>	10 % V <sub>cc</sub> Max.			I <sub>OH</sub> -1.5 mA    -3 mA    -4 mA	
	V <sub>OH-2</sub>	V <sub>cc</sub> - 0.4 V Min.			I <sub>OL</sub> 1.5 mA    3 mA    4 mA	
	V <sub>OL-2</sub>	0.4 V Max.			1.8 V ± 10 %    2.5 V ± 10 %    3.3 V ± 10 %	
Output load condition (CMOS)	L <sub>CMOS</sub>	15 pF Max.			I <sub>OH</sub> -3 mA    -4 mA    -6 mA	
					I <sub>OL</sub> 3 mA    4 mA    6 mA	
Input voltage	V <sub>IH</sub>	80 % V <sub>cc</sub> Min.			$\overline{ST}$ terminal	
	V <sub>IL</sub>	20 % V <sub>cc</sub> Max.				
Rise time and Fall time	tr / tf	3 ns Max. 3.5 ns Max. (@1.8 V ± 10 %)			20 % V <sub>cc</sub> to 80 % V <sub>cc</sub> level, L <sub>CMOS</sub> = 15 pF	
Start-up time	t <sub>str</sub>	3 ms Max.			T = 0 at 90 % V <sub>cc</sub>	
Frequency aging	f <sub>age</sub>	±3 × 10 <sup>-6</sup> / year Max.			+25 °C, First year	

[Model : SG2016 / 3225 / 5032 / 7050CAN]

Product name SG2016 C AN 25.000000MHz T J H A

(Standard form) ① ② ③ ④⑤⑥⑦

- ① Model ② Output(C: CMOS) ③ Frequency ④ Supply voltage
- ⑤ Frequency tolerance ⑥ Operating temperature range
- ⑦ Internal identification code("A" is default)

④ Supply voltage *See Figure 1	⑤ Frequency tolerance / ⑥ Operating temperature range
T 1.8 V to 3.3 V Typ.	DB* ±25 × 10 <sup>-6</sup> / -20 °C to +70 °C
K 2.5 V to 3.3 V Typ.	JG ±50 × 10 <sup>-6</sup> / -40 °C to +85 °C
	JH ±50 × 10 <sup>-6</sup> / -40 °C to +105 °C

\* Please refer to Product number list on Full Data Sheet for available frequencies




Figure 1 : The upper limit of Operating temperature and the related conditions

Please note that Supply voltage range (V<sub>cc</sub>) depends on Output frequency (fo) and upper limit of Operating temperature (T<sub>use</sub> Max.).

[Model : SG-210STF]

Product name SG-210 S T F 25.000000MHz Y

(Standard form) ① ②③ ④ ⑤

- ① Model ② Function(S: Standby) ③ Supply voltage
- ④ Frequency ⑤ Frequency tolerance

③ Supply voltage *See Figure 1	⑤ Frequency tolerance
T 1.8 V to 3.3 V Typ.	S* ±25 × 10 <sup>-6</sup> / -20 °C to +70 °C
	L ±50 × 10 <sup>-6</sup> / -40 °C to +85 °C
	Y ±50 × 10 <sup>-6</sup> / -40 °C to +105 °C

\* Please refer to Product number list on Full Data Sheet for available frequencies


External dimensions

(Unit:mm)


Footprint (Recommended)

(Unit:mm)


SG2016CAN




SG2016CAN




SG-210STF




SG-210STF




SG3225CAN




SG3225CAN




SG5032CAN




SG5032CAN



SG7050CAN



SG7050CAN



Pin Map

Pin	Connection	Function		
1	ST	ST terminal		
		ST function HIGH or "open"	Oscillator circuit Oscillation	Output Specified frequency: Enable
		LOW	Oscillation stop	High impedance: Disable
2	GND	Ground		
3	OUT	Clock output		
4	V <sub>CC</sub>	Power supply		

■Notes: To maintain stable operation, provide a 0.01uF to 0.1uF by-pass capacitor at a location as near as possible to the power source terminal of the crystal product (between Vcc - GND).

**CRYSTAL OSCILLATOR (Programmable)**  
**OUTPUT: CMOS**
**SG-8200CJ**

- Frequency range : 1.2 MHz to 170 MHz
- Supply voltage : 1.62 V to 3.63 V
- Function : Output enable (OE) or Standby (ST)
- Frequency tolerance, operating temperature:  
 $\pm 50 \times 10^{-6}$  (-40 °C to +125 °C)
- External dimensions : 2.0 × 1.6 × 0.6 (mm)
- PLL technology to enable setting any output frequency


 Product Number  
**X1G006211xxxx16**

**Specifications (characteristics)**

Item	Symbol	Specifications			Conditions/Remarks			
		1.80 V Typ. 1.62 V to 1.98 V	2.50 V Typ. 2.25 V to 2.75 V	3.30 V Typ. 2.97 V to 3.63 V				
Supply voltage	V <sub>cc</sub>							
Output frequency range	f <sub>o</sub>	1.2 MHz to 170 MHz						
Storage temperature	T <sub>stg</sub>	-55 °C to +125 °C			Storage as single product.			
Operating temperature	T <sub>use</sub>	J: -40 °C to +125 °C						
Frequency tolerance <sup>*1</sup>	f <sub>tol</sub>	J: $\pm 50 \times 10^{-6}$			T <sub>use</sub> = -40 °C to +125 °C			
Current consumption	I <sub>cc</sub>	5.2 mA Typ.	5.4 mA Typ.	5.6 mA Typ.	1.2 MHz ≤ f <sub>o</sub> ≤ 25 MHz		No load, Rise/Fall time: Default	
		7.0 mA Max.	7.2 mA Max.	7.5 mA Max.				
		5.4 mA Typ.	5.7 mA Typ.	6.1 mA Typ.	25 MHz < f <sub>o</sub> ≤ 50 MHz			
		7.3 mA Max.	7.6 mA Max.	8.1 mA Max.				
		5.7 mA Typ.	6.3 mA Typ.	7.0 mA Typ.	50 MHz < f <sub>o</sub> ≤ 75 MHz			
		7.7 mA Max.	8.2 mA Max.	9.1 mA Max.				
		6.2 mA Typ.	6.9 mA Typ.	7.9 mA Typ.	75 MHz < f <sub>o</sub> ≤ 100 MHz			
		8.2 mA Max.	9.1 mA Max.	10.4 mA Max.				
		6.9 mA Typ.	7.9 mA Typ.	9.1 mA Typ.	100 MHz < f <sub>o</sub> ≤ 125 MHz			
		9.4 mA Max.	10.7 mA Max.	12.4 mA Max.				
Output disable current	I <sub>dis</sub>	5.0 mA Typ.	5.0 mA Typ.	5.1 mA Typ.	OE = GND (Active High)			
		7.2 mA Max.	7.3 mA Max.	7.4 mA Max.	OE = V <sub>cc</sub> (Active Low)			
Standby current	I <sub>std</sub>	0.3 μA Typ.	0.3 μA Typ.	0.5 μA Typ.	ST = GND (Active High)			
		15.0 μA Max.	15.0 μA Max.	15.0 μA Max.	ST = V <sub>cc</sub> (Active Low)			
Symmetry	SYM	45 % to 55 %			50 % V <sub>cc</sub> Level, L <sub>CMOS</sub> ≤ 15 pF			
Output voltage (DC characteristics)	V <sub>OH</sub>	90 % V <sub>cc</sub> Min.			Rise/Fall time		I <sub>OH</sub>	I <sub>OL</sub>
					Default 'A' Option <sup>*2</sup>	Other Options		
	V <sub>OL</sub>	10 % V <sub>cc</sub> Max.			fo > 125 MHz	B: Faster	-2.0 mA	2.0 mA
					75 MHz < fo ≤ 125 MHz	C: Fast	-1.0 mA	1.0 mA
Output load condition	L <sub>CMOS</sub>	15 pF Max.			50 MHz < fo ≤ 75 MHz	D: Slow	-0.5 mA	0.5 mA
					fo ≤ 50 MHz	E: Slower	-0.2 mA	0.2 mA
Input voltage	V <sub>IH</sub>	70 % V <sub>cc</sub> Min.			Pin 1			
	V <sub>IL</sub>	30 % V <sub>cc</sub> Max.						
Rise/Fall time	tr/tf	-			Default 'A' Option <sup>*2</sup>	Other Options	20 % - 80 % V <sub>cc</sub> , L <sub>CMOS</sub> = 15 pF	
		2.0 ns Max.			fo > 125 MHz	B: Faster		
		2.5 ns Max.			75 MHz < fo ≤ 125 MHz	C: Fast		
		4.0 ns Max.			50 MHz < fo ≤ 75 MHz	D: Slow		
6.0 ns Max.			fo ≤ 50 MHz	E: Slower				
Output disable time (OE)	tstp_oe	1 μs Max.			Measured from the time OE or ST pin crosses 30 % V <sub>cc</sub> or measured from the time OE or ST pin crosses 70 % V <sub>cc</sub>			
Output disable time (ST)	tstp_st							
Output enable time (OE)	tsta_oe	100 ns + 2 clock cycle Max.			Measured from the time OE pin crosses 70 % V <sub>cc</sub> or measured from the time OE pin crosses 30 % V <sub>cc</sub>			
Output enable time (ST)	tsta_st	3 ms Max.			Measured from the time ST pin crosses 70 % V <sub>cc</sub> or measured from the time ST pin crosses 30 % V <sub>cc</sub>			
Start-up time	t <sub>str</sub>	3 ms Max.			Measured from the time V <sub>cc</sub> reaches its rated minimum value, 1.62 V			
Phase Jitter	t <sub>pj</sub>	1.2 ps Typ.			fo = 25 MHz, Offset frequency: 12 kHz to 5 MHz			
		1.2 ps Typ.			fo = 50 MHz, Offset frequency: 12 kHz to 20 MHz			
		1.2 ps Typ.			fo = 75 MHz, Offset frequency: 12 kHz to 20 MHz			
		1.2 ps Typ.			fo = 100 MHz, Offset frequency: 12 kHz to 20 MHz			
		1.1 ps Typ.			fo = 125 MHz, Offset frequency: 12 kHz to 20 MHz			
		1.4 ps Typ.			fo = 150 MHz, Offset frequency: 12 kHz to 20 MHz			
1.5 ps Typ.			fo = 170 MHz, Offset frequency: 12 kHz to 20 MHz					
Frequency aging	f <sub>age</sub>	This is included in frequency tolerance specification.			+25 °C, first year			

<sup>\*1</sup> Frequency tolerance includes initial frequency tolerance, temperature variation, supply voltage variation, reflow drift, load drift and aging (+25 °C, 1 year).

<sup>\*2</sup> Default 'A' Rise/Fall time and I<sub>OH</sub>/I<sub>OL</sub> are dependent on programmed frequency.

Pin description

Pin	Name	I/O type	Function
1	OE	Input	Output Enable (Active High) High <sup>*1</sup> or Open: Specified frequency output from OUT pin Low: OUT pin is low (pull down with 500 kΩ), only output driver is disabled.
	ST	Input	Standby (Active High) High <sup>*1 *2</sup> : Specified frequency output from OUT pin Low: OUT pin is low (pull down with 500 kΩ), Device goes to standby mode. Supply current reduces to the least as I <sub>std</sub> .
	OE	Input	Output Enable (Active Low) Low <sup>*3</sup> or Open: Specified frequency output from OUT pin High: OUT pin is low (pull down with 500 kΩ), only output driver is disabled.
	ST	Input	Standby (Active Low) Low <sup>*3 *4</sup> : Specified frequency output from OUT pin High: OUT pin is low (pull down with 500 kΩ), Device goes to standby mode. Supply current reduces to the least as I <sub>std</sub> .
2	GND	Power	Ground
3	OUT	Output	Clock output
4	V <sub>CC</sub>	Power	Power supply

\*1 If fixing it at High, please connect to V<sub>CC</sub> directly.  
 \*2 If necessary to use Open, please select Output Enable (Active High) function.  
 \*3 If fixing it at Low, please connect to GND directly.  
 \*4 If necessary to use Open, please select Output Enable (Active Low) function.

Product Name

SG-8200CJ 170.000000MHz T J J P A  
 ① ② ③ ④ ⑤ ⑥ ⑦ ⑧

⑤ Frequency tolerance / ⑥ Operating temperature  
 JJ ±50 x 10<sup>-6</sup> / -40 °C to +125 °C


⑧ Rise/Fall time  
 A Default  
 B Faster  
 C Fast  
 D Slow  
 E Slower

- ① Model ② Package type (CJ: 2.0 mm × 1.6 mm)
- ③ Frequency ④ Supply voltage (T: 1.8 V to 3.3 V Typ.)
- ⑤ Frequency tolerance ⑥ Operating temperature
- ⑦ Function ⑧ Rise/Fall time


⑦ Function

P	Output Enable (OE) / Active High
S	Standby (ST) / Active High
Q	Output Enable (OE) / Active Low
T	Standby (ST) / Active Low

External dimensions (Unit: mm)



Footprint (Recommended) (Unit: mm)



Notes:

In order to achieve optimum jitter performance, the 0.01 μF to 0.1 μF capacitor between V<sub>CC</sub> and GND should be placed. It is also recommended that the capacitors are placed on the device side of the PCB, as close to the device as possible and connected together with short wiring pattern.

CRYSTAL OSCILLATOR (Programmable)  
OUTPUT: CMOS

# SG-8201CJ

- Frequency range : 1.2 MHz to 170 MHz
- Supply voltage : 1.62 V to 3.63 V
- Function : Output enable (OE) or Standby ( $\overline{ST}$ )
- Frequency tolerance, operating temperature:  
 $\pm 15 \times 10^{-6}$  (-40 °C to +105 °C)  
 $\pm 25 \times 10^{-6}$  (-40 °C to +125 °C)
- External dimensions : 2.0 × 1.6 × 0.6 (mm)
- PLL technology to enable setting any output frequency



Product Number  
X1G005981xxxx16



## Specifications (characteristics)

Item	Symbol	Specifications			Conditions/Remarks		
		1.80 V Typ. 1.62 V to 1.98 V	2.50 V Typ. 2.25 V to 2.75 V	3.30 V Typ. 2.97 V to 3.63 V			
Supply voltage	$V_{CC}$						
Output frequency range	$f_o$	1.2 MHz to 170 MHz					
Storage temperature	$T_{stg}$	-55 °C to +125 °C			Storage as single product.		
Operating temperature	$T_{use}$	H: -40 °C to +105 °C J: -40 °C to +125 °C					
Frequency tolerance <sup>*1</sup>	$f_{tol}$	B: $\pm 15 \times 10^{-6}$ D: $\pm 25 \times 10^{-6}$			T <sub>use</sub> = -40 °C to +105 °C T <sub>use</sub> = -40 °C to +125 °C		
Current consumption	$I_{CC}$	5.2 mA Typ.	5.4 mA Typ.	5.6 mA Typ.	1.2 MHz $\leq f_o \leq 25$ MHz	No load, Rise/Fall time: Default	
		7.0 mA Max.	7.2 mA Max.	7.5 mA Max.			
		5.4 mA Typ.	5.7 mA Typ.	6.1 mA Typ.	25 MHz $< f_o \leq 50$ MHz		
		7.3 mA Max.	7.6 mA Max.	8.1 mA Max.			
		5.7 mA Typ.	6.3 mA Typ.	7.0 mA Typ.	50 MHz $< f_o \leq 75$ MHz		
		7.7 mA Max.	8.2 mA Max.	9.1 mA Max.			
		6.2 mA Typ.	6.9 mA Typ.	7.9 mA Typ.	75 MHz $< f_o \leq 100$ MHz		
		8.2 mA Max.	9.1 mA Max.	10.4 mA Max.			
		6.9 mA Typ.	7.9 mA Typ.	9.1 mA Typ.	100 MHz $< f_o \leq 125$ MHz		
		9.4 mA Max.	10.7 mA Max.	12.4 mA Max.			
7.8 mA Typ.	9.2 mA Typ.	11.2 mA Typ.	125 MHz $< f_o \leq 170$ MHz				
10.4 mA Max.	12.4 mA Max.	15.0 mA Max.					
Output disable current	$I_{dis}$	5.0 mA Typ. 7.2 mA Max.	5.0 mA Typ. 7.3 mA Max.	5.1 mA Typ. 7.4 mA Max.	OE = GND (Active High) $\overline{OE}$ = $V_{CC}$ (Active Low)		
Standby current	$I_{std}$	0.3 $\mu$ A Typ. 15.0 $\mu$ A Max.	0.3 $\mu$ A Typ. 15.0 $\mu$ A Max.	0.5 $\mu$ A Typ. 15.0 $\mu$ A Max.	ST = GND (Active High) ST = $V_{CC}$ (Active Low)		
		Symmetry			45 % to 55 %	50 % $V_{CC}$ Level, L <sub>CMOS</sub> $\leq 15$ pF	
Output voltage (DC characteristics)	$V_{OH}$ $V_{OL}$	90 % $V_{CC}$ Min.			Rise/Fall time		
		10 % $V_{CC}$ Max.			Default 'A' Option <sup>*2</sup>	Other Options	$I_{OH}$ $I_{OL}$
Output load condition	L <sub>CMOS</sub>	15 pF Max.					
Input voltage	$V_{IH}$	70 % $V_{CC}$ Min.					
	$V_{IL}$	30 % $V_{CC}$ Max.			Pin 1		
Rise/Fall time	tr/ff	-			Default 'A' Option <sup>*2</sup>	Other Options	20 % - 80 % $V_{CC}$ , L <sub>CMOS</sub> = 15 pF
		2.0 ns Max.			$f_o > 125$ MHz	B: Faster	
		2.5 ns Max.			75 MHz $< f_o \leq 125$ MHz	C: Fast	
		4.0 ns Max.			50 MHz $< f_o \leq 75$ MHz	D: Slow	
6.0 ns Max.			$f_o \leq 50$ MHz	E: Slower			
Output disable time (OE) Output disable time (ST)	tstp_oe tstp_st	1 $\mu$ s Max.			Measured from the time OE or $\overline{ST}$ pin crosses 30 % $V_{CC}$ or measured from the time $\overline{OE}$ or ST pin crosses 70 % $V_{CC}$		
Output enable time (OE)	tsta_oe	100 ns + 2 clock cycle Max.			Measured from the time OE pin crosses 70 % $V_{CC}$ or measured from the time $\overline{OE}$ pin crosses 30 % $V_{CC}$		
Output enable time (ST)	tsta_st	3 ms Max.			Measured from the time $\overline{ST}$ pin crosses 70 % $V_{CC}$ or measured from the time ST pin crosses 30 % $V_{CC}$		
Start-up time	t_str	3 ms Max.			Measured from the time $V_{CC}$ reaches its rated minimum value, 1.62 V		
Phase Jitter	$t_{PJ}$	1.2 ps Typ.			$f_o = 25$ MHz, Offset frequency: 12 kHz to 5 MHz		
		1.2 ps Typ.			$f_o = 50$ MHz, Offset frequency: 12 kHz to 20 MHz		
		1.2 ps Typ.			$f_o = 75$ MHz, Offset frequency: 12 kHz to 20 MHz		
		1.2 ps Typ.			$f_o = 100$ MHz, Offset frequency: 12 kHz to 20 MHz		
		1.1 ps Typ.			$f_o = 125$ MHz, Offset frequency: 12 kHz to 20 MHz		
		1.4 ps Typ.			$f_o = 150$ MHz, Offset frequency: 12 kHz to 20 MHz		
1.5 ps Typ.			$f_o = 170$ MHz, Offset frequency: 12 kHz to 20 MHz				
Frequency aging	f_age	This is included in frequency tolerance specification.			+25 °C, first year		

\*1 Frequency tolerance includes initial frequency tolerance, temperature variation, supply voltage variation, reflow drift, load drift and aging (+25 °C, 1 year).

\*2 Default 'A' Rise/Fall time and  $I_{OH}/I_{OL}$  are dependent on programmed frequency.

Pin description

Pin	Name	I/O type	Function
1	OE	Input	Output Enable (Active High) High <sup>*1</sup> or Open: Specified frequency output from OUT pin Low: OUT pin is low (pull down with 500 kΩ), only output driver is disabled.
	ST	Input	Standby (Active High) High <sup>*1*2</sup> : Specified frequency output from OUT pin Low: OUT pin is low (pull down with 500 kΩ), Device goes to standby mode. Supply current reduces to the least as I std.
	OE	Input	Output Enable (Active Low) Low <sup>*3</sup> or Open: Specified frequency output from OUT pin High: OUT pin is low (pull down with 500 kΩ), only output driver is disabled.
	ST	Input	Standby (Active Low) Low <sup>*3*4</sup> : Specified frequency output from OUT pin High: OUT pin is low (pull down with 500 kΩ), Device goes to standby mode. Supply current reduces to the least as I std.
2	GND	Power	Ground
3	OUT	Output	Clock output
4	V <sub>CC</sub>	Power	Power supply

\*1 If fixing it at High, please connect to V<sub>CC</sub> directly.  
 \*2 If necessary to use Open, please select Output Enable (Active High) function.  
 \*3 If fixing it at Low, please connect to GND directly.  
 \*4 If necessary to use Open, please select Output Enable (Active Low) function.

Product Name

SG-8201CJ 170.000000MHz T D J P A  
 ① ② ③ ④ ⑤ ⑥ ⑦ ⑧


- ① Model ② Package type (CJ: 2.0 mm × 1.6 mm)
- ③ Frequency ④ Supply voltage (T: 1.8 V to 3.3 V Typ.)
- ⑤ Frequency tolerance ⑥ Operating temperature
- ⑦ Function ⑧ Rise/Fall time

⑤ Frequency tolerance / ⑥ Operating temperature	
BH	±15 × 10 <sup>-6</sup> / -40 °C to +105 °C
DJ	±25 × 10 <sup>-6</sup> / -40 °C to +125 °C


⑧ Rise/Fall time	
A	Default
B	Faster
C	Fast
D	Slow
E	Slower

⑦ Function	
P	Output Enable (OE) / Active High
S	Standby (ST) / Active High
Q	Output Enable (OE) / Active Low
T	Standby (ST) / Active Low

External dimensions (Unit: mm)



Footprint (Recommended) (Unit: mm)



Notes:

In order to achieve optimum jitter performance, the 0.1 μF capacitor between V<sub>CC</sub> and GND should be placed. It is also recommended that the capacitors are placed on the device side of the PCB, as close to the device as possible and connected together with short wiring pattern.

# CRYSTAL OSCILLATOR (Programmable)


## OUTPUT: CMOS

### SG-8018 series

- Frequency range : 0.67 MHz to 170 MHz (1 ppm Step)
- Supply voltage : 1.62 V to 3.63 V
- Function : Output enable (OE) or Standby ( $\overline{ST}$ )
- Frequency tolerance :  $\pm 50$  ppm (-40 °C to +105 °C)  
Including frequency aging(+25 °C, 10 years)
- PLL technology to enable short lead time
- Available field oscillator programmer "SG-Writer II"



Product Number  
**SG-8018CG: X1G005601xxxx00**  
**SG-8018CE: X1G005591xxxx00**  
**SG-8018CB: X1G005581xxxx00**  
**SG-8018CA: X1G005571xxxx00**



#### Specifications (characteristics)

Item	Symbol	Specifications				Conditions/Remarks	
Supply voltage	$V_{CC}$	1.80 V Typ.		2.50 V Typ.		3.30 V Typ.	
		1.62 V to 1.98 V	1.98 V to 2.20 V	2.20 V to 2.80 V	2.70 V to 3.63 V	-	
Output frequency range	$f_o$	0.67 MHz to 170 MHz				-	
Storage temperature	$T_{stg}$	-40 °C to +125 °C				Storage as single product.	
Operating temperature	$T_{use}$	-40 °C to +105 °C <sup>1</sup>				-	
Frequency tolerance <sup>1</sup>	$f_{tol}$	J: $\pm 50 \times 10^{-6}$				$T_{use} = -40$ °C to +105 °C	
Current consumption	$I_{CC}$	3.2 mA Max.	3.3 mA Max.	3.4 mA Max.	3.5 mA Max.	$T_{use} = +105$ °C	
		2.7 mA Typ.		2.9 mA Typ.		$T_{use} = +25$ °C	
		5.5 mA Max.	5.8 mA Max.	6.7 mA Max.	8.1 mA Max.	$T_{use} = +105$ °C	
		4.7 mA Typ.		5.7 mA Typ.		$T_{use} = +25$ °C	
Output disable current	$I_{dis}$	3.2 mA Max.	3.2 mA Max.	3.3 mA Max.	3.5 mA Max.	OE = GND, $f_o = 170$ MHz	
Standby current	$I_{std}$	0.9 $\mu$ A Max.	1.0 $\mu$ A Max.	1.5 $\mu$ A Max.	2.5 $\mu$ A Max.	$T_{use} = +105$ °C	
		0.3 $\mu$ A Typ.	0.4 $\mu$ A Typ.	0.5 $\mu$ A Typ.	1.1 $\mu$ A Typ.	$T_{use} = +25$ °C	
Symmetry	SYM	45 % to 55 %				50 % $V_{CC}$ Level	
Output voltage (DC characteristics)	$V_{OH}$	90 % $V_{CC}$ Min.				I <sub>OH</sub> /I <sub>OL</sub> Conditions [mA]	
	$V_{OL}$	10 % $V_{CC}$ Max.				Rise/Fall time	
						$V_{CC}$	*A *B *C *D
						Default ( $f_o > 40$ MHz),	IOH -2.5 -3.5 -4.0 -5.0
						Fast	IOL 2.5 3.5 4.0 5.0
						Default ( $f_o \leq 40$ MHz)	IOH -1.5 -2.0 -2.5 -3.0
						IOL 1.5 2.0 2.5 3.0	
						Slow	IOH -1.0 -1.5 -2.0 -2.5
						IOL 1.0 1.5 2.0 2.5	
						*A: 1.62 V to 1.98 V, *B: 1.98 V to 2.20 V, *C: 2.20 V to 2.80 V, *D: 2.70 V to 3.63 V	
Output load condition	$L_{CMOS}$	15 pF Max.				-	
Input voltage	$V_{IH}$	70 % $V_{CC}$ Min.				OE or $\overline{ST}$	
	$V_{IL}$	30 % $V_{CC}$ Max.					
Rise time / Fall time	Default	$t_{r/tf}$	3.0 ns Max.		$f_o > 40$ MHz		20 % - 80 % $V_{CC}$ , $L_{CMOS} = 15$ pF
			6.0 ns Max.		$f_o \leq 40$ MHz		
			3.0 ns Max.		$f_o = 0.67$ MHz to 170 MHz		
			10.0 ns Max.		$f_o = 0.67$ MHz to 20 MHz		
Output disable time (OE)	$t_{stp\_oe}$	1 $\mu$ s Max.				Measured from the time OE or $\overline{ST}$ pin crosses 30 % $V_{CC}$	
Output disable time (ST)	$t_{stp\_st}$	1 $\mu$ s Max.				Measured from the time OE pin crosses 70 % $V_{CC}$	
Output enable time (OE)	$t_{sta\_oe}$	1 $\mu$ s Max.				Measured from the time OE pin crosses 70 % $V_{CC}$	
Output enable time (ST)	$t_{sta\_st}$	3 ms Max.				Measured from the time $\overline{ST}$ pin crosses 70 % $V_{CC}$	
Start-up time	$t_{str}$	3 ms Max.				Measured from the time $V_{CC}$ reaches its rated minimum value, 1.62 V	
Frequency aging	$f_{age}$	This is included in frequency tolerance specification.				+25 °C, 10 years	

<sup>1</sup> Frequency tolerance includes initial frequency tolerance, frequency / temperature characteristics, frequency / voltage coefficient, frequency / load coefficient and frequency aging (+25 °C, 10 years).

#### Pin description

Pin	Name	I/O type	Function
1	OE	Input	Output enable High <sup>2</sup> : Specified frequency output from OUT pin Low: Out pin is low (weak pull down), only output driver is disabled.
	$\overline{ST}$	Input	Standby High <sup>2</sup> : Specified frequency output from OUT pin Low: Out pin is low (weak pull down), Device goes to standby mode. Supply current reduces to the least as $I_{std}$ .
2	GND	Power	Ground
3	OUT	Output	Clock output
4	$V_{CC}$	Power	Power supply

<sup>2</sup> Please do not use the OE/ $\overline{ST}$  terminal in the open state.

Product Name

SG-8018CG 25.000000MHz T J H P A  
 ① ② ③ ④⑤⑥⑦⑧

- ① Model
- ② Package type
- ③ Frequency
- ④ Supply voltage (T: 1.8 V to 3.3 V Typ.)
- ⑤ Frequency tolerance (J:  $\pm 50 \times 10^{-6}$ )
- ⑥ Operating temperature (H: -40 °C to +105 °C)
- ⑦ Function
- ⑧ Rise/Fall time





② Package type	
CG	2.5 mm × 2.0 mm
CE	3.2 mm × 2.5 mm
CB	5.0 mm × 3.2 mm
CA	7.0 mm × 5.0 mm

⑦ Function	
P	Output enable
S	Standby

⑧ Rise time/Fall time	
A	Default
B	Fast
C	Slow





External dimensions

(Unit: mm)



Footprint (Recommended)

(Unit: mm)



Notes:

In order to achieve optimum jitter performance, the 0.1  $\mu$ F capacitor between  $V_{CC}$  and GND should be placed. It is also recommended that the capacitors are placed on the device side of the PCB, as close to the device as possible and connected together with short wiring pattern.



# CRYSTAL OSCILLATOR (Programmable)


## OUTPUT: CMOS

### SG-8101 series

- Frequency range : 0.67 MHz to 170 MHz ( $1 \times 10^{-6}$  Step)
- Supply voltage : 1.62 V to 3.63 V
- Function : Output enable (OE) or Standby ( $\overline{ST}$ )
- Frequency tolerance :  $\pm 15 \times 10^{-6}$  (-40 °C to +85 °C)  
 $\pm 20 \times 10^{-6}$ ,  $\pm 50 \times 10^{-6}$  (-40 °C to +105 °C)
- PLL technology to enable short lead time
- Available field oscillator programmer "SG-Writer II"



Product Number  
 SG-8101CG: X1G005181xxx00  
 SG-8101CE: X1G005211xxx00  
 SG-8101CB: X1G005201xxx00  
 SG-8101CA: X1G005191xxx00



#### Specifications (characteristics)

Item	Symbol	Specifications				Conditions/Remarks																																											
Supply voltage	V <sub>CC</sub>	1.80 V Typ.		2.50 V Typ.	3.30 V Typ.																																												
		1.62 V to 1.98 V	1.98 V to 2.20 V	2.20 V to 2.80 V	2.70 V to 3.63 V																																												
Output frequency range	f <sub>o</sub>	0.67 MHz to 170 MHz																																															
Storage temperature	T <sub>stg</sub>	-40 °C to +125 °C				Storage as single product.																																											
Operating temperature	T <sub>use</sub>	-40 °C to +85 °C <sup>1</sup>																																															
		-40 °C to +105 °C																																															
Frequency tolerance <sup>1</sup>	f <sub>tol</sub>	B: $\pm 15 \times 10^{-6}$				T <sub>use</sub> = -40 °C to +85 °C																																											
		C: $\pm 20 \times 10^{-6}$				T <sub>use</sub> = -40 °C to +105 °C																																											
		J: $\pm 50 \times 10^{-6}$				T <sub>use</sub> = -40 °C to +105 °C																																											
Current consumption	I <sub>CC</sub>	3.2 mA Max.	3.3 mA Max.	3.4 mA Max.	3.5 mA Max.	T <sub>use</sub> = +105 °C	No load, f <sub>o</sub> = 20 MHz																																										
		2.7 mA Typ.		2.9 mA Typ.	3.0 mA Typ.	T <sub>use</sub> = +25 °C																																											
		5.5 mA Max.	5.8 mA Max.	6.7 mA Max.	8.1 mA Max.	T <sub>use</sub> = +105 °C		No load, f <sub>o</sub> = 170 MHz																																									
		4.7 mA Typ.		5.7 mA Typ.	6.8 mA Typ.	T <sub>use</sub> = +25 °C																																											
Output disable current	I <sub>dis</sub>	3.2 mA Max.	3.2 mA Max.	3.3 mA Max.	3.5 mA Max.	OE = GND, f <sub>o</sub> = 170 MHz																																											
Standby current	I <sub>std</sub>	0.9 $\mu$ A Max.	1.0 $\mu$ A Max.	1.5 $\mu$ A Max.	2.5 $\mu$ A Max.	T <sub>use</sub> = +105 °C																																											
		0.3 $\mu$ A Typ.	0.4 $\mu$ A Typ.	0.5 $\mu$ A Typ.	1.1 $\mu$ A Typ.	T <sub>use</sub> = +25 °C																																											
Symmetry	SYM	45 % to 55 %				50 % V <sub>CC</sub> Level																																											
Output voltage (DC characteristics)	V <sub>OH</sub>	90 % V <sub>CC</sub> Min.				<table border="1"> <thead> <tr> <th></th> <th></th> <th>V<sub>CC</sub></th> <th>*A</th> <th>*B</th> <th>*C</th> <th>*D</th> </tr> </thead> <tbody> <tr> <td rowspan="2">Rise/Fall time</td> <td>Default (f<sub>o</sub> &gt; 40 MHz)</td> <td>I<sub>OH</sub></td> <td>-2.5</td> <td>-3.5</td> <td>-4.0</td> <td>-5.0</td> </tr> <tr> <td>Fast</td> <td>I<sub>OL</sub></td> <td>2.5</td> <td>3.5</td> <td>4.0</td> <td>5.0</td> </tr> <tr> <td rowspan="2">Default (f<sub>o</sub> ≤ 40 MHz)</td> <td>I<sub>OH</sub></td> <td>-1.5</td> <td>-2.0</td> <td>-2.5</td> <td>-3.0</td> </tr> <tr> <td>I<sub>OL</sub></td> <td>1.5</td> <td>2.0</td> <td>2.5</td> <td>3.0</td> </tr> <tr> <td rowspan="2">Slow</td> <td>I<sub>OH</sub></td> <td>-1.0</td> <td>-1.5</td> <td>-2.0</td> <td>-2.5</td> </tr> <tr> <td>I<sub>OL</sub></td> <td>1.0</td> <td>1.5</td> <td>2.0</td> <td>2.5</td> </tr> </tbody> </table> <p>*A: 1.62 V to 1.98 V, *B: 1.98 V to 2.20 V, *C: 2.20 V to 2.80 V, *D: 2.70 V to 3.63 V</p>				V <sub>CC</sub>	*A	*B	*C	*D	Rise/Fall time	Default (f <sub>o</sub> > 40 MHz)	I <sub>OH</sub>	-2.5	-3.5	-4.0	-5.0	Fast	I <sub>OL</sub>	2.5	3.5	4.0	5.0	Default (f <sub>o</sub> ≤ 40 MHz)	I <sub>OH</sub>	-1.5	-2.0	-2.5	-3.0	I <sub>OL</sub>	1.5	2.0	2.5	3.0	Slow	I <sub>OH</sub>	-1.0	-1.5	-2.0	-2.5	I <sub>OL</sub>	1.0	1.5	2.0	2.5
			V <sub>CC</sub>	*A	*B			*C	*D																																								
Rise/Fall time	Default (f <sub>o</sub> > 40 MHz)	I <sub>OH</sub>	-2.5	-3.5	-4.0			-5.0																																									
	Fast	I <sub>OL</sub>	2.5	3.5	4.0			5.0																																									
Default (f <sub>o</sub> ≤ 40 MHz)	I <sub>OH</sub>	-1.5	-2.0	-2.5	-3.0																																												
	I <sub>OL</sub>	1.5	2.0	2.5	3.0																																												
Slow	I <sub>OH</sub>	-1.0	-1.5	-2.0	-2.5																																												
	I <sub>OL</sub>	1.0	1.5	2.0	2.5																																												
V <sub>OL</sub>	10 % V <sub>CC</sub> Max.																																																
Output load condition	L <sub>CMOS</sub>	15 pF Max.																																															
Input voltage	V <sub>IH</sub>	70 % V <sub>CC</sub> Min.				OE or $\overline{ST}$																																											
	V <sub>IL</sub>	30 % V <sub>CC</sub> Max.																																															
Rise time / Fall time	Default	tr/ff	3.0 ns Max.			f <sub>o</sub> > 40 MHz																																											
			6.0 ns Max.			f <sub>o</sub> ≤ 40 MHz																																											
			3.0 ns Max.			f <sub>o</sub> = 0.67 MHz to 170 MHz																																											
			10.0 ns Max.			f <sub>o</sub> = 0.67 MHz to 20 MHz																																											
Output disable time (OE)	tstp_oe	1 $\mu$ s Max.				Measured from the time OE or $\overline{ST}$ pin crosses 30 % V <sub>CC</sub>																																											
Output disable time ( $\overline{ST}$ )	tstp_st	1 $\mu$ s Max.				Measured from the time OE pin crosses 70 % V <sub>CC</sub>																																											
Output enable time (OE)	tsta_oe	1 $\mu$ s Max.				Measured from the time OE pin crosses 70 % V <sub>CC</sub>																																											
Output enable time ( $\overline{ST}$ )	tsta_st	3 ms Max.				Measured from the time $\overline{ST}$ pin crosses 70 % V <sub>CC</sub>																																											
Start-up time	t <sub>str</sub>	3 ms Max.				Measured from the time V <sub>CC</sub> reaches its rated minimum value. 1.62 V																																											
Frequency aging	f <sub>age</sub>	This is included in frequency tolerance specification.				+25 °C, first year																																											

<sup>1</sup> Frequency tolerance includes initial frequency tolerance, frequency / temperature characteristics, frequency / voltage coefficient, frequency / load coefficient and frequency aging (+25 °C, 1 year).

#### Pin description

Pin	Name	I/O type	Function	
1	OE	Input	Output enable	High <sup>2</sup> : Specified frequency output from OUT pin Low: Out pin is low (weak pull down), only output driver is disabled.
	$\overline{ST}$	Input	Standby	High <sup>2</sup> : Specified frequency output from OUT pin Low: Out pin is low (weak pull down), Device goes to standby mode. Supply current reduces to the least as I <sub>std</sub> .
2	GND	Power	Ground	
3	OUT	Output	Clock output	
4	V <sub>CC</sub>	Power	Power supply	

<sup>2</sup> Please do not use the OE/ $\overline{ST}$  terminal in the open state.

Product Name

SG-8101CG 25.000000MHz TCHPA  
 ① ② ③ ④⑤⑥⑦⑧

- ① Model ② Package type
- ③ Frequency ④ Supply voltage (T: 1.8 V to 3.3 V Typ.)
- ⑤ Frequency tolerance ⑥ Operating temperature
- ⑦ Function ⑧ Rise/Fall time

② Package type	
CG	2.5 mm × 2.0 mm
CE	3.2 mm × 2.5 mm
CB	5.0 mm × 3.2 mm
CA	7.0 mm × 5.0 mm





⑤ Frequency tolerance / ⑥ Operating temperature	
BG	$\pm 15 \times 10^{-6}$ / -40 °C to +85 °C
CH	$\pm 20 \times 10^{-6}$ / -40 °C to +105 °C
JH	$\pm 50 \times 10^{-6}$ / -40 °C to +105 °C

⑦ Function	
P	Output enable
S	Standby

⑧ Rise time/Fall time	
A	Default
B	Fast
C	Slow





External dimensions

(Unit: mm)



Footprint (Recommended)

(Unit: mm)



Notes:

In order to achieve optimum jitter performance, the 0.1 μF capacitor between Vcc and GND should be placed. It is also recommended that the capacitors are placed on the device side of the PCB, as close to the device as possible and connected together with short wiring pattern.


CRYSTAL OSCILLATOR (Programmable)  
SPREAD SPECTRUM  
OUTPUT: CMOS

## SG-9101 series

- Frequency range : 0.67 MHz to 170 MHz (1 ppm Step)
- Supply voltage : 1.62 V to 3.63 V
- Function : Output enable (OE) or Standby ( $\overline{ST}$ )
- Configurable spread spectrum settings:  
2 kinds of spread type, 6 kinds of spread width  
4 kinds of modulation frequency, 3 kinds of spread profile
- PLL technology to enable short lead time
- Available field oscillator programmer "SG-Writer II"



Product Number  
**SG-9101CA: X1G005301xxxx00**  
**SG-9101CB: X1G005311xxxx00**  
**SG-9101CE: X1G005321xxxx00**  
**SG-9101CG: X1G005291xxxx00**



### Specifications (characteristics)

Item	Symbol	Specifications				Conditions/Remarks																																																						
Supply voltage	$V_{CC}$	1.80 V Typ.		2.50 V Typ.		3.30 V Typ.																																																						
		1.62 V to 1.98 V	1.98 V to 2.20 V	2.20 V to 2.80 V	2.70 V to 3.63 V																																																							
Output frequency range	$f_o$	0.67 MHz to 170 MHz																																																										
Storage temperature	$T_{stg}$	-40 °C to +125 °C				Storage as single product.																																																						
Operating temperature	$T_{use}$	-40 °C to +85 °C																																																										
		-40 °C to +105 °C																																																										
Frequency tolerance*1	$f_{tol}$	$\pm 50 \times 10^{-6}$				Average frequency of 1s gate time.																																																						
Current consumption	$I_{CC}$	3.4 mA Max.	3.5 mA Max.	3.6 mA Max.	3.7 mA Max.	$T_{use} = +105 \text{ °C}$	No load, $f_o = 20 \text{ MHz}$																																																					
		2.9 mA Typ.		3.0 mA Typ.		$T_{use} = +25 \text{ °C}$																																																						
		5.7 mA Max.	6.0 mA Max.	6.9 mA Max.	8.3 mA Max.	$T_{use} = +105 \text{ °C}$	No load, $f_o = 170 \text{ MHz}$																																																					
		4.9 mA Typ.		5.9 mA Typ.		$T_{use} = +25 \text{ °C}$																																																						
Output disable current	$I_{dis}$	3.4 mA Max.	3.4 mA Max.	3.5 mA Max.	3.7 mA Max.	OE = GND, $f_o = 170 \text{ MHz}$																																																						
Standby current	$I_{std}$	0.9 $\mu\text{A}$ Max.	1.0 $\mu\text{A}$ Max.	1.5 $\mu\text{A}$ Max.	2.5 $\mu\text{A}$ Max.	$T_{use} = +105 \text{ °C}$	$\overline{ST} = \text{GND}$																																																					
		0.3 $\mu\text{A}$ Typ.	0.4 $\mu\text{A}$ Typ.	0.5 $\mu\text{A}$ Typ.	1.1 $\mu\text{A}$ Typ.	$T_{use} = +25 \text{ °C}$																																																						
Symmetry	SYM	45 % to 55 %				50 % $V_{CC}$ Level																																																						
Output voltage (DC characteristics)	$V_{OH}$	90 % $V_{CC}$ Min.				<table border="1"> <thead> <tr> <th colspan="2">I<sub>OH</sub>/I<sub>OL</sub> Conditions</th> <th colspan="5">[mA]</th> </tr> <tr> <th>Rise/Fall time</th> <th><math>V_{CC}</math></th> <th>*A</th> <th>*B</th> <th>*C</th> <th>*D</th> <th></th> </tr> </thead> <tbody> <tr> <td rowspan="2">Default (<math>f_o &gt; 40 \text{ MHz}</math>), Fast</td> <td>I<sub>OH</sub></td> <td>-2.5</td> <td>-3.5</td> <td>-4.0</td> <td>-5.0</td> <td></td> </tr> <tr> <td>I<sub>OL</sub></td> <td>2.5</td> <td>3.5</td> <td>4.0</td> <td>5.0</td> <td></td> </tr> <tr> <td rowspan="2">Default (<math>f_o \leq 40 \text{ MHz}</math>)</td> <td>I<sub>OH</sub></td> <td>-1.5</td> <td>-2.0</td> <td>-2.5</td> <td>-3.0</td> <td></td> </tr> <tr> <td>I<sub>OL</sub></td> <td>1.5</td> <td>2.0</td> <td>2.5</td> <td>3.0</td> <td></td> </tr> <tr> <td rowspan="2">Slow</td> <td>I<sub>OH</sub></td> <td>-1.0</td> <td>-1.5</td> <td>-2.0</td> <td>-2.5</td> <td></td> </tr> <tr> <td>I<sub>OL</sub></td> <td>1.0</td> <td>1.5</td> <td>2.0</td> <td>2.5</td> <td></td> </tr> </tbody> </table>		I <sub>OH</sub> /I <sub>OL</sub> Conditions		[mA]					Rise/Fall time	$V_{CC}$	*A	*B	*C	*D		Default ( $f_o > 40 \text{ MHz}$ ), Fast	I <sub>OH</sub>	-2.5	-3.5	-4.0	-5.0		I <sub>OL</sub>	2.5	3.5	4.0	5.0		Default ( $f_o \leq 40 \text{ MHz}$ )	I <sub>OH</sub>	-1.5	-2.0	-2.5	-3.0		I <sub>OL</sub>	1.5	2.0	2.5	3.0		Slow	I <sub>OH</sub>	-1.0	-1.5	-2.0	-2.5		I <sub>OL</sub>	1.0	1.5	2.0	2.5	
	I <sub>OH</sub> /I <sub>OL</sub> Conditions		[mA]																																																									
Rise/Fall time	$V_{CC}$	*A	*B	*C	*D																																																							
Default ( $f_o > 40 \text{ MHz}$ ), Fast	I <sub>OH</sub>	-2.5	-3.5	-4.0	-5.0																																																							
	I <sub>OL</sub>	2.5	3.5	4.0	5.0																																																							
Default ( $f_o \leq 40 \text{ MHz}$ )	I <sub>OH</sub>	-1.5	-2.0	-2.5	-3.0																																																							
	I <sub>OL</sub>	1.5	2.0	2.5	3.0																																																							
Slow	I <sub>OH</sub>	-1.0	-1.5	-2.0	-2.5																																																							
	I <sub>OL</sub>	1.0	1.5	2.0	2.5																																																							
$V_{OL}$	10 % $V_{CC}$ Max.																																																											
Output load condition	$L_{CMOS}$	15 pF Max.																																																										
Input voltage	$V_{IH}$	70 % $V_{CC}$ Min.				OE or $\overline{ST}$																																																						
	$V_{IL}$	30 % $V_{CC}$ Max.																																																										
Rise time /Fall time	Default	$t_{r/f}$	3.0 ns Max.		$f_o > 40 \text{ MHz}$		20 % - 80 % $V_{CC}$ , $L_{CMOS} = 15 \text{ pF}$																																																					
			6.0 ns Max.		$f_o \leq 40 \text{ MHz}$																																																							
			3.0 ns Max.		$f_o = 0.67 \text{ MHz to } 170 \text{ MHz}$																																																							
			10.0 ns Max.		$f_o = 0.67 \text{ MHz to } 20 \text{ MHz}$																																																							
Output disable time (OE)	$t_{stp\_oe}$	1 $\mu\text{s}$ Max.				Measured from the time OE or $\overline{ST}$ pin crosses 30 % $V_{CC}$																																																						
Output disable time (ST)	$t_{stp\_st}$																																																											
Output enable time (OE)	$t_{sta\_oe}$	1 $\mu\text{s}$ Max.				Measured from the time OE pin crosses 70 % $V_{CC}$																																																						
Output enable time (ST)	$t_{sta\_st}$	3 ms Max.				Measured from the time $\overline{ST}$ pin crosses 70 % $V_{CC}$																																																						
Start-up time	$t_{str}$	3 ms Max.				Measured from the time $V_{CC}$ reaches its rated minimum value, 1.62 V																																																						
Frequency aging	$f_{age}$	This is included in frequency tolerance specification.				+25 °C, first year																																																						

\*1 Frequency tolerance includes initial frequency tolerance, frequency / temperature characteristics, frequency / voltage coefficient, frequency / load coefficient and frequency aging (+25 °C, 1 year).

### Pin description

Pin	Name	I/O type	Function	
1	OE	Input	Output enable	High <sup>2</sup> : Specified frequency output from OUT pin Low: Out pin is low (weak pull down), only output driver is disabled.
	$\overline{ST}$	Input	Standby	High <sup>2</sup> : Specified frequency output from OUT pin Low: Out pin is low (weak pull down), Device goes to standby mode. Supply current reduces to the least as $I_{std}$ .
2	GND	Power	Ground	
3	OUT	Output	Clock output	
4	$V_{CC}$	Power	Power supply	

<sup>2</sup>Please do not use the OE/ $\overline{ST}$  terminal in the open state.

Product Name

SG-9101CG 170.000000MHz C 20 P H A A A  
 ① ② ③ ④ ⑤ ⑥ ⑦ ⑧ ⑨ ⑩

- ① Model
- ② Package type
- ③ Frequency
- ④ Spread type
- ⑤ Spread width
- ⑥ Function
- ⑦ Operating temperature
- ⑧ Modulation frequency
- ⑨ Spread profile
- ⑩ Rise/Fall time

② Package type	
CG	2.5 mm × 2.0 mm
CE	3.2 mm × 2.5 mm
CB	5.0 mm × 3.2 mm
CA	7.0 mm × 5.0 mm

④ Spread type	
C	Center spread
D	Down spread

⑤ Spread width		
	Center spread	Down spread
02	±0.25 %	
05	±0.5 %	-0.5 %
07	±0.75 %	
10	±1.0 %	-1.0 %
15	±1.5 %	-1.5 %
20	±2.0 %	-2.0 %
30		-3.0 %
40		-4.0 %

⑧ Modulation frequency	
A	25.4 kHz (Default)
B	12.7 kHz
C	8.5 kHz
D	6.3 kHz

⑨ Spread profile	
A	Hershey-kiss (Default)
B	Sine-wave
C	Triangle

⑥ Function	
P	Output enable
S	Standby


⑩ Rise/Fall time	
A	Default
B	Fast
C	Slow

⑦ Operating temperature	
G	-40 °C to +85 °C
H	-40 °C to +105 °C


External dimensions

(Unit: mm)


SG-9101CG




SG-9101CE



SG-9101CB




SG-9101CA




Footprint (Recommended)

(Unit: mm)


SG-9101CG




SG-9101CE



SG-9101CB



SG-9101CA




Notes:

In order to achieve optimum jitter performance, the 0.1 μF capacitor between Vcc and GND should be placed. It is also recommended that the capacitors are placed on the device side of the PCB, as close to the device as possible and connected together with short wiring pattern.

# Programming tool for Programmable Crystal Oscillator SG-Writer II



Product Number  
Q91PR20W1102000



- Programming tool for programmable oscillator:  
SG-8018, SG-8101, SG-9101, SG-8503, SG-8504 and  
SG-8506 series (Blank sample)
- Able to program required frequency at customer side
- External power supply by USB cable
- Available PC OS: Windows 10, etc
- Small body and easy carry

## Main Body Specifications

Name	SG-Writer II for programmable oscillator: SG-8018, SG-8101, SG-9101, SG-8503, SG-8504, and SG-8506 series					
Operating Temperature	+10 °C to +40 °C Writing (+25 °C ±5 °C)					
Electric Power Supply	Via USB					
Standard Interface	USB 2.0 (mini-B)					
Accessories	SG-Writer II, Instruction manual (Documents: English, Japanese)					
Software	SG-Writer II					
Option SG-Writer IC socket *1	Model		Product number			
	SG-8018CA, SG-8101CA, SG-9101CA		Q91PR10W00021			
	SG-8018CB, SG-8101CB, SG-9101CB		Q91PR10W00025			
	SG-8018CE, SG-8101CE, SG-9101CE		Q91PR10W00018			
	SG-8018CG, SG-8101CG, SG-9101CG		Q91PR10W00024			
	SG-8503CA		Q91PR10W00026			
	SG-8504CA		Q91PR10W00027			
	SG-8506CA		Q91PR10W00028			
Option Blank sample	Model		Product number	Model		Product number
	SG-8018CA		X1G0055710001	SG-8503CA		X1G0050111001
	SG-8018CB		X1G0055810001	SG-8504CA		X1G0050211001
	SG-8018CE		X1G0055910001	SG-8506CA		X1G0050311001
	SG-8018CG		X1G0056010001			
	SG-8101CB		X1G0052010001			
	SG-8101CE		X1G0052110001			
	SG-8101CG		X1G0051810001			
	SG-9101CA		X1G0053010001			
	SG-9101CB		X1G0053110001			
	SG-9101CE		X1G0053210001			
	SG-9101CG		X1G0052910001			

\*1 If you have IC socket of either SG-8002CA/CE it can use for both SG-8018CA/CE, SG-8101CA/CE and SG-9101CA/CE.

## Recommend PC Specifications (You need to connect the SG-Writer II to a PC when you are writing.)

Available PC OS	Windows 7 (32 bit, 64 bit), Windows Vista (32 bit), Windows XP (32 bit) Windows 10 (32 bit, 64 bit)
Recommend CPU	Over Pentium 4 1.4 GHz or equivalent Processor
Recommend memory Capacity	Windows XP : Over 512 MB Windows Vista, Windows7 32 bit : Over 1 GB Windows 7 64 bit : Over 2 GB Windows 10 : Over 2 GB
Other	USB cable (Type A ↔ mini-B) Need SMD <sup>*2</sup> socket when you write SG-8000 SMD products. (Sold separately)

\*2 Conventional IC socket for PROM Writer or SG-Writer (the previous model) can be used for SG-Writer II.

## Precautions

- The Blank sample of each series can be identified by marking
- The firmware update is required to program SG-8018, SG-8101, SG-9101, SG-8503, SG-8504 and SG-8506 series.  
For details please contact your supplier.

CRYSTAL OSCILLATOR (SPXO)

OUTPUT : LV-PECL, LVDS

SG2016EHN/VHN  
SG2520EHN/VHN

- Frequency range : 25 MHz to 500 MHz
- Supply voltage : 1.8 V Typ. (LVDS only) / 2.5 V Typ. / 3.3 V Typ.
- Frequency tolerance :  $\pm 20 \times 10^{-6}$
- Operating temperature : -40 °C to +85 °C, -40 °C to +105 °C
- Function : Output enable (OE) or Standby (ST)
- Phase jitter : 50 fs Max. (391 MHz < fo ≤ 500 MHz, Vcc = 2.5 V, 3.3 V)



Product Number  
 SG2016EHN: X1G006141xxxx15  
 SG2016VHN: X1G006121xxxx15  
 SG2520EHN: X1G005921xxxx15  
 SG2520VHN: X1G005941xxxx15

SG2016EHN  
SG2016VHN  
(2.0 × 1.6 × 0.63 mm)

SG2520EHN  
SG2520VHN  
(2.5 × 2.0 × 0.74 mm)



Specifications (characteristics)

Item	Symbol	Specifications		Conditions / Remarks
		LV-PECL SG2016EHN / SG2520EHN	LVDS SG2016VHN / SG2520VHN	
Output frequency range	fo	25 MHz to 500 MHz		Please contact us for available frequencies.
Supply voltage	Vcc	C: 3.3 V ± 5 % D: 2.5 V ± 5 % E: 1.8 V ± 5 %		
Storage temperature	T_stg	-55 °C to +125 °C		
Operating temperature	T_use	G: -40 °C to +85 °C, H: -40 °C to +105 °C		
Frequency tolerance	f_tol	C: $\pm 20 \times 10^{-6}$ Max.		Includes initial frequency tolerance, frequency / temperature characteristics, frequency / voltage coefficient and 10 years aging (+25 °C)
Current consumption	Icc	60 mA Max.	-	OE or ST = Vcc, L ECL = 50 Ω
		-	25 mA / 30 mA / 25 mA Max. 28 mA / 35 mA / 28 mA Max. 28 mA / 35 mA / 30 mA Max.	25 mA / - / 25 mA Max.
Disable current	I_dis	35 mA Max.	20 mA Max.	OE = GND
Stand-by current	I_std	-	30 µA Max. 60 µA Max.	ST = GND, T_use Max. = +85 °C ST = GND, T_use Max. = +105 °C
Symmetry	SYM	-	45 % to 55 %	At output crossing point
Output voltage (LV-PECL)	VOH	Vcc - 1.1 V Min.	-	Output option: A
	VOL	Vcc - 1.5 V Max.	-	Output option: B
Differential swing	Vsw	0.8 V to 2.0 V	500 mV to 900 mV	Output option: C
		-	800 mV to 1 600 mV	Output option: A
Output voltage (LVDS)	VOD	-	250 mV to 450 mV	Output option: A
		-	400 mV to 800 mV	Output option: B
	dVOD	-	300 mV to 600 mV	Output option: C
	VOS	-	50 mV Max.	dVOD =  VOD1 - VOD2
Output load condition	L ECL	50 Ω	-	Offset voltage, Vos1, Vos2
	L LVDS	-	100 Ω	dVOS =  VOS1 - VOS2
	-	-	70 % Vcc Min. 30 % Vcc Max.	Terminated to Vcc - 2.0 V
Input voltage	VIH	-	70 % Vcc Min.	Connected between OUT and OUT
	VIL	-	30 % Vcc Max.	OE or ST terminal
Rise/Fall times	tr/tf	0.35 ns Max.		LV-PECL: 20 % - 80 % (VOH - VOL) LVDS: 20 % - 80 % differential output peak to peak
Start-up time	t_str	-	10 ms Max.	t = 0 at 90 % Vcc
		250 fs Max. 90 fs Max. 70 fs Max. 60 fs Max. 50 fs Max.	250 fs Max. 100 fs Max. 60 fs Max. 50 fs Max.	400 fs Max. 130 fs Max. 70 fs Max. 60 fs Max.
Phase jitter	tpj	-	-	Offset frequency
		-	-	-

Product Name SG2016 EHN 156.250000MHz C C H P Z A  
 (Standard form) ① ② ③ ④⑤⑥⑦⑧⑨

- ①Model ②Output (E: LV-PECL, V: LVDS) ③Frequency ④Supply voltage ⑤Frequency tolerance  
 ⑥Operating temperature ⑦Function ⑧Output disable type (Z: High impedance) ⑨Output option


④Supply voltage	⑤Freq. tolerance	⑥Operating temp.	⑦Function
C 3.3 V Typ. D 2.5 V Typ. E* 1.8 V Typ.	C $\pm 20 \times 10^{-6}$	G -40 °C to +85 °C H -40 °C to +105 °C	P OE S ST

⑨Output option	SG2016EHN / SG2520EHN	SG2016VHN / SG2520VHN
A Default	-	VOD = 250 mV to 450 mV
B*	-	VOD = 400 mV to 800 mV
C	-	VOD = 300 mV to 600 mV

\*E\* is only for SG2016VHN and SG2520VHN

\*Not available for Vcc = 1.8 V Typ.

External dimensions (Unit:mm)




Pin map

Pin	Connection
1	OE or ST
2	N.C. (Open or Vcc)
3	GND
4	OUT
5	OUT
6	Vcc

Note:  
 OE or ST pin = HIGH or "Open":  
 Suggested frequency output.  
 OE or ST pin = LOW:  
 Output is high impedance

Footprint (Recommended) (Unit:mm)



In order to achieve optimum jitter performance, it is recommended that 0.1 µF and 10 µF bypass capacitors should be connected between Vcc and GND and placed as close to the Vcc pin as possible.

**CRYSTAL OSCILLATOR (SPXO)**  
**OUTPUT : LV-PECL, LVDS**



**Product Number**  
**SG2016EGN: X1G006131xxxx15**  
**SG2016VGN: X1G006111xxxx15**  
**SG2520EGN: X1G005881xxxx15**  
**SG2520VGN: X1G005901xxxx15**

**SG2016EGN/VGN**  
**SG2520EGN/VGN**

- Frequency range : 25 MHz to 500 MHz
- Supply voltage : 1.8 V Typ. (LVDS only) / 2.5 V Typ. / 3.3 V Typ.
- Frequency tolerance :  $\pm 25 \times 10^{-6}$ ,  $\pm 50 \times 10^{-6}$
- Operating temperature : -40 °C to +85 °C, -40 °C to +105 °C
- Function : Output enable (OE) or Standby ( $\overline{ST}$ )
- Phase jitter : 50 fs Max. (391 MHz < fo ≤ 500 MHz, Vcc = 2.5 V, 3.3 V)

SG2016EGN  
 SG2016VGN  
 (2.0 × 1.6 × 0.63 mm)

SG2520EGN  
 SG2520VGN  
 (2.5 × 2.0 × 0.74 mm)

Specifications (characteristics)

Item	Symbol	Specifications		Conditions / Remarks		
		LV-PECL SG2016EGN / SG2520EGN	LVDS SG2016VGN / SG2520VGN			
Output frequency range	fo	25 MHz to 500 MHz		Please contact us for available frequencies.		
Supply voltage	Vcc	C: 3.3 V ± 5 % D: 2.5 V ± 5 %	E: 1.8 V ± 5 %			
Storage temperature	T_stg	-55 °C to +125 °C				
Operating temperature	T_use	G: -40 °C to +85 °C, H: -40 °C to +105 °C				
Frequency tolerance	f_tol	D: $\pm 25 \times 10^{-6}$ Max. J: $\pm 50 \times 10^{-6}$ Max.		Includes initial frequency tolerance, frequency / temperature characteristics, frequency / voltage coefficient and 10 years aging (+25 °C)		
Current consumption	Icc	60 mA Max.	—	OE or $\overline{ST}$ = Vcc, L ECL = 50 Ω		
		—	25 mA / 30 mA / 25 mA Max. 28 mA / 35 mA / 28 mA Max. 28 mA / 35 mA / 30 mA Max.	25 mA / — / 25 mA Max. 25 MHz ≤ fo < 212 MHz 212 MHz ≤ fo < 392 MHz 392 MHz ≤ fo ≤ 500 MHz	OE or $\overline{ST}$ = Vcc, Output option: A / B / C	
Disable current	I_dis	35 mA Max.	20 mA Max.	OE = GND		
Stand-by current	I_std	30 μA Max.		ST = GND, T_use Max. = +85 °C		
		60 μA Max.		ST = GND, T_use Max. = +105 °C		
Symmetry	SYM	45 % to 55 %		At output crossing point		
Output voltage (LV-PECL)	VOH VOL	Vcc - 1.1 V Min.	—	Output option: A, DC characteristic		
		Vcc - 1.5 V Max. 0.8 V to 2.0 V	—			
Differential swing	Vsw	—	500 mV to 900 mV	500 mV to 900 mV	Output option: A	
		—	800 mV to 1 600 mV	—	Output option: B	
Output voltage (LVDS)	Vod	—	600 mV to 1 200 mV	600 mV to 1 200 mV	Output option: C	
		—	250 mV to 450 mV	250 mV to 450 mV	Output option: A	
	—	400 mV to 800 mV	—	Output option: B	Differential output voltage, VOD1, VOD2	
	—	300 mV to 600 mV	300 mV to 600 mV	Output option: C		
	dVOD	—	50 mV Max.	—	dVOD =  VOD1 - VOD2	
	VOs	—	1.15 V to 1.35 V	0.65 V to 0.85 V	Offset voltage, VOS1, VOS2	
dVOS	—	50 mV Max.	—	dVOS =  VOS1 - VOS2		
Output load condition	L ECL	50 Ω	—	Terminated to Vcc - 2.0 V		
	L LVDS	—	100 Ω	Connected between OUT and $\overline{OUT}$		
Input voltage	VIH	70 % Vcc Min.		OE or $\overline{ST}$ terminal		
	VIL	30 % Vcc Max.				
Rise/Fall times	tr/tf	0.35 ns Max.		LV-PECL: 20 % - 80 % (VOH - VOL) LVDS: 20 % - 80 % differential output peak to peak		
Start-up time	t_str	10 ms Max.		t = 0 at 90 % Vcc		
Phase jitter	tpj	250 fs Max.	250 fs Max.	400 fs Max.	Offset frequency fo < 50 MHz:	
		90 fs Max.	100 fs Max.	130 fs Max.		100 MHz ≤ fo ≤ 156 MHz
		70 fs Max.	60 fs Max.	70 fs Max.	156 MHz < fo ≤ 212 MHz	12 kHz to 5 MHz
		60 fs Max.	—	—	212 MHz < fo ≤ 391 MHz	fo ≥ 50 MHz:
		50 fs Max.	50 fs Max.	60 fs Max.	391 MHz < fo ≤ 500 MHz	

Product Name **SG2016 EGN 156.250000MHz C D H P Z A**

(Standard form) ① ② ③ ④⑤⑥⑦⑧⑨

- ① Model ② Output (E: LV-PECL, V: LVDS) ③ Frequency ④ Supply voltage ⑤ Frequency tolerance  
 ⑥ Operating temperature ⑦ Function ⑧ Output disable type (Z: High impedance) ⑨ Output option

④ Supply voltage	⑤ Freq. tolerance
C 3.3 V Typ.	D $\pm 25 \times 10^{-6}$
D 2.5 V Typ.	J $\pm 50 \times 10^{-6}$
E* 1.8 V Typ.	

⑥ Operating temp.	⑦ Function
G -40 °C to +85 °C	P OE
H -40 °C to +105 °C	S $\overline{ST}$

⑨ Output option	SG2016EGN / SG2520EGN	SG2016VGN / SG2520VGN
A Default		VOD = 250 mV to 450 mV
B*		VOD = 400 mV to 800 mV
C		VOD = 300 mV to 600 mV


\*E is only for SG2016VGN and SG2520VGN

\*Not available for Vcc = 1.8 V Typ.

External dimensions

(Unit: mm)

SG2520EGN / SG2520VGN SG2016EGN / SG2016VGN




Pin map

Pin	Connection
1	OE or $\overline{ST}$
2	N.C. (Open or Vcc)
3	GND
4	OUT
5	$\overline{OUT}$
6	Vcc

Note:  
 OE or  $\overline{ST}$  pin = HIGH or "Open":  
 Specified frequency output.  
 OE or  $\overline{ST}$  pin = LOW:  
 Output is high impedance

Footprint (Recommended)

(Unit: mm)



	SG2520EGN SG2520VGN	SG2016EGN SG2016VGN
A	0.88	0.85
B	0.76	0.574
C	1.38	1.15
D	1.99	1.564
E	0.63	0.574

In order to achieve optimum jitter performance, it is recommended that 0.1 μF and 10 μF bypass capacitors should be connected between Vcc and GND and placed as close to the Vcc pin as possible.

CRYSTAL OSCILLATOR (SPXO)

OUTPUT : LV-PECL, LVDS



Product Number  
 SG3225EEN: X1G005221xxxx00 (fo ≤ 200 MHz)  
 X1G005511xxxx00 (fo > 200 MHz)  
 SG5032EEN: X1G005531xxxx00  
 SG7050EEN: X1G005131xxxx00 (fo ≤ 200 MHz)  
 X1G005551xxxx00 (fo > 200 MHz)  
 SG3225VEN: X1G005351xxxx00 (fo ≤ 200 MHz)  
 X1G005521xxxx00 (fo > 200 MHz)  
 SG5032VEN: X1G005541xxxx00  
 SG7050VEN: X1G005331xxxx00 (fo ≤ 200 MHz)  
 X1G005561xxxx00 (fo > 200 MHz)

SG3225 / 5032 / 7050EEN  
 SG3225 / 5032 / 7050VEN

- Frequency range : 25 MHz to 500 MHz
- Supply voltage : 2.5 V Typ. / 3.3 V Typ.
- Output : LV-PECL or LVDS
- Function : Output enable (OE)
- Phase jitter : 50 fs Typ. (fo = 156.25 MHz, LV-PECL)
- Operating temperature : -40 °C to +105 °C



Specifications (characteristics)

Item	Symbol	Specifications		Conditions / Remarks
		LV-PECL SG3225EEN / SG5032EEN / SG7050EEN	LVDS SG3225VEN / SG5032VEN / SG7050VEN	
Output frequency range	fo	25 MHz to 500 MHz 200.1 MHz to 500 MHz		Except for SG5032EEN / SG5032VEN / SG5032EEN / SG5032VEN Please contact us for available frequencies.
Supply voltage	V <sub>CC</sub>	D: 2.5 V ± 0.125 V, C: 3.3 V ± 0.165 V		
Storage temperature	T <sub>stg</sub>	-55 °C to +125 °C		
Operating temperature	T <sub>use</sub>	G: -40 °C to +85 °C, H: -40 °C to +105 °C		
Frequency tolerance	f <sub>tol</sub>	D: ±25 × 10 <sup>-6</sup> Max.		Includes initial frequency tolerance, temperature variation, supply voltage change and 5 years aging (+25 °C) Includes initial frequency tolerance, temperature variation, supply voltage change and 10 years aging (+25 °C) Refer to figure *1
		J: ±50 × 10 <sup>-6</sup> Max.		
		L: ±100 × 10 <sup>-6</sup> Max.		
Current consumption	I <sub>CC</sub>	60 mA Max.	25 mA Max.	OE = V <sub>CC</sub> , L ECL = 50 Ω or L LVDS = 100 Ω
Disable current	I <sub>dis</sub>	25 mA Max.	15 mA Max.	OE = GND
Symmetry	SYM	45 % to 55 %		At output crossing point
Output voltage (LV-PECL)	V <sub>OH</sub>	V <sub>CC</sub> - 1.1 V Min.		DC characteristics
	V <sub>OL</sub>	V <sub>CC</sub> - 1.5 V Max.		
Output voltage (LVDS)	V <sub>OD</sub>	250 mV to 450 mV		DC characteristics
	dV <sub>OD</sub>	50 mV Max.		
	V <sub>OS</sub>	1.15 V to 1.35 V		
	dV <sub>OS</sub>	50 mV Max.		
Output load condition	L ECL	50 Ω		Terminated to V <sub>CC</sub> - 2.0 V
	L LVDS	100 Ω		Connected between OUT to OUT
Input voltage	V <sub>IH</sub>	70 % V <sub>CC</sub> Min.		OE terminal
	V <sub>IL</sub>	30 % V <sub>CC</sub> Max.		
Rise/Fall times	tr / tf	0.3 ns Max.		V <sub>CC</sub> = 3.3 V, 25 MHz ≤ fo ≤ 200 MHz
		0.35 ns Max.		0.3 ns Max. All other
Startup time	t <sub>str</sub>	10 ms Max.		Time at minimum supply voltage to be 0 s


Phase Jitter

Product Name	100 MHz	125 MHz	156.25 MHz	200 MHz	312.5 MHz	491.52 MHz	Conditions
SG3225EEN / SG5032EEN / SG7050EEN	75 fs Typ.	60 fs Typ.	50 fs Typ.	40 fs Typ.	30 fs Typ.	20 fs Typ.	Offset frequency:
SG3225VEN / SG5032VEN / SG7050VEN	90 fs Typ.	70 fs Typ.	60 fs Typ.	50 fs Typ.	40 fs Typ.	30 fs Typ.	12 kHz to 20 MHz


Product Name SG3225 EEN 156.250000MHz C D G A (⑤⑥: Unavailable code DH, DG and JH at fo > 200 MHz, Refer to figure \*1)  
 (Standard form) ① ② ③ ④⑤⑥⑦ \*1: Maximum T<sub>use</sub> of operating range

- ① Model ② Output (E: LV-PECL, V: LVDS) ③ Frequency ④ Supply voltage  
 ⑤ Frequency tolerance ⑥ Operating temperature ⑦ Internal identification code ("A" is default)


④ Supply voltage	⑤ Frequency tolerance	⑥ Operating temperature
C 3.3 V Typ.	D ±25 × 10 <sup>-6</sup>	G -40 to +85 °C
D 2.5 V Typ.	J ±50 × 10 <sup>-6</sup>	H -40 to +105 °C
	L ±100 × 10 <sup>-6</sup>	



External dimensions



Footprint (Recommended)



In order to achieve optimum jitter performance, it is recommended that 0.1 μF and 10 μF bypass capacitors should be connected between V<sub>CC</sub> and GND and placed as close to the V<sub>CC</sub> pin as possible.



CRYSTAL OSCILLATOR (SPXO)

OUTPUT : LV-PECL, LVDS



Product Number  
 SG3225EAN: X1G004251xxxx00  
 SG3225VAN: X1G004241xxxx00  
 SG5032EAN: X1G004271xxxx00  
 SG5032VAN: X1G004261xxxx00  
 SG7050EAN: X1G004291xxxx00  
 SG7050VAN: X1G004281xxxx00

SG3225EAN / VAN  
 SG5032EAN / VAN  
 SG7050EAN / VAN

- Achieved wide frequency range by PLL technology and Fundamental AT crystal units
- Frequency range : 73.5 MHz to 700 MHz
- Supply voltage : 2.5 V to 3.3 V
- Function : Output enable (OE)
- Output : LV-PECL or LVDS



SG3225EAN/VAN  
(3.2 × 2.5 × 1.05 mm)



SG5032EAN/VAN  
(5.0 × 3.2 × 1.0 mm)



SG7050EAN/VAN  
(7.0 × 5.0 × 1.4 mm)

Specifications (characteristics)

Item	Symbol	Specifications		Conditions / Remarks
		LV-PECL SG3225EAN / SG5032EAN / SG7050EAN	LVDS SG3225VAN / SG5032VAN / SG7050VAN	
Output frequency range	f <sub>o</sub>	73.5 MHz to 700 MHz		Please contact us about available frequencies.
Supply voltage	V <sub>cc</sub>	K: 2.5 V - 10 % to 3.3 V + 10 %		
Storage temperature	T <sub>stg</sub>	-40 °C to +125 °C		Storage as single product.
Operating temperature	T <sub>use</sub>	B: -20 °C to +70 °C, G: -40 °C to +85 °C		
Frequency tolerance	f <sub>tol</sub>	J: ±50 × 10 <sup>-6</sup> , E: ±30 × 10 <sup>-6</sup> , C: ±20 × 10 <sup>-6</sup>		
Current consumption	I <sub>cc</sub>	65 mA Max.	30 mA Max.	OE = V <sub>cc</sub> , L <sub>ECL</sub> = 50 Ω or L <sub>LVDS</sub> = 100 Ω
Disable current	I <sub>dis</sub>	20 mA Max.		OE = GND
Symmetry	SYM	45 % to 55 %		At outputs crossing point
Output voltage (LV-PECL)	V <sub>OH</sub>	V <sub>cc</sub> - 1.0 V to V <sub>cc</sub> - 0.8 V	-	DC characteristics
	V <sub>OL</sub>	V <sub>cc</sub> - 1.78 V to V <sub>cc</sub> - 1.62 V	-	
Output voltage (LVDS)	V <sub>OD1</sub>	-	250 mV to 450 mV	DC characteristics
	dV <sub>OD</sub>	-	50 mV Max.	
	V <sub>OS1</sub>	-	1.15 V to 1.35 V	
	dV <sub>OS</sub>	-	150 mV Max.	
Output load condition (ECL) / (LVDS)	L <sub>ECL</sub>	50 Ω	-	Terminated to V <sub>cc</sub> - 2.0 V
	L <sub>LVDS</sub>	-	100 Ω	Connected between OUT to OUT
Input voltage	V <sub>IH</sub>	70 % V <sub>cc</sub> Min.		OE terminal
	V <sub>IL</sub>	30 % V <sub>cc</sub> Max.		
Rise time / Fall time	t <sub>r</sub> / t <sub>f</sub>	350 ps Max.	300 ps Max.	LV-PECL: Between 20 % and 80 % of (V <sub>OH</sub> -V <sub>OL</sub> ). LVDS: Between 20 % and 80 % of Differential Output peak to peak voltage
Start-up time	t <sub>str</sub>	3 ms Max.		Time at minimum supply voltage to be 0 s
Phase Jitter	t <sub>pj</sub>	0.6 ps Max.*1		Offset frequency: 12 kHz to 20 MHz
Frequency aging	f <sub>age</sub>	±5 × 10 <sup>-6</sup> / year Max.		+25 °C, First year, V <sub>cc</sub> = 2.5 V, 3.3 V

\*1 0.9 ps Max. (f<sub>o</sub> = 243 MHz ~ 250 MHz, 486 MHz ~ 500 MHz)

Product Name SG3225 EAN 156.250000MHz K J G A (⑤⑥: CG is not available)

(Standard form)

- ① Model    ② Output (E: LV-PECL, V: LVDS)    ③ Frequency    ④ Supply voltage    ⑤ Frequency tolerance  
 ⑥ Operating temperature    ⑦ Internal identification code ("A" is default)


④ Supply voltage	
K	2.5 V ~ 3.3 V

⑤ Frequency tolerance	
J	±50 × 10 <sup>-6</sup>
E	±30 × 10 <sup>-6</sup>
C	±20 × 10 <sup>-6</sup>

⑥ Operating temperature	
B	-20 °C ~ +70 °C
G	-40 °C ~ +85 °C


External dimensions

(Unit: mm)



Footprint (Recommended)

(Unit: mm)



To maintain stable operation, provide a 0.01 μF to 0.1 μF by-pass capacitor at a location as near as possible to the power source terminal of the crystal product (between V<sub>cc</sub> - GND).

## CRYSTAL OSCILLATOR (SPXO)

OUTPUT : HCSSL


 Product Number  
 X1G005141xxxx00

## SG3225HBN

- Frequency range : 100 MHz to 325 MHz
- Supply voltage : 2.5V, 3.3 V
- Output : HCSSL
- Function : Output enable (OE)
- External dimensions : 3.2 × 2.5 × 1.05 mm
- Phase jitter : 85 fs Typ (fo = 156.25MHz)



## Specifications (characteristics)

Item	Symbol	Specifications	Conditions / Remarks
Output frequency range	fo	100 MHz to 325 MHz	Please contact us for inquiries regarding available frequencies.
Supply voltage	V <sub>CC</sub>	D : 2.5 V ± 0.125 V, C : 3.3 V ± 0.165 V	
Storage temperature	T <sub>stg</sub>	-55 °C to +125 °C	Store as bare product.
Operating temperature	T <sub>use</sub>	G: -40 °C to +85 °C, H: -40 °C to +105 °C	
Frequency tolerance	f <sub>tol</sub>	J: ± 50 × 10 <sup>-6</sup> (Not available H : -40 °C to +105 °C) L: ± 100 × 10 <sup>-6</sup>	Includes initial frequency tolerance, temperature variation, supply voltage change and 10 years aging(+25 °C)
Current consumption	I <sub>CC</sub>	25 mA Typ. 35 mA Max.	OE= V <sub>CC</sub> , with output load
Disable current	I <sub>dis</sub>	15 mA Max.	OE=GND
Symmetry	SYM	45 % to 55 %	At outputs crossing point
Output voltage	V <sub>OH</sub> V <sub>OL</sub>	0.75 V Typ., 0.66 V to 0.85 V 0 V Typ., -0.15 V to 0.15 V	DC characteristics, single output
Crossing voltage	V <sub>CR</sub>	0.25 V to 0.55 V	
Output load condition	L <sub>HCSSL</sub> R <sub>s</sub>	50 Ω 33 Ω	
Input voltage	V <sub>IH</sub> V <sub>IL</sub>	70 % V <sub>CC</sub> Min. 30 % V <sub>CC</sub> Max.	OE terminal
differential output rise slew rate/ fall slew rate	R <sub>r</sub> / R <sub>f</sub>	1 V/ns to 4 V/ns	Between -0.15 V and 0.15 V of differential output
Start-up time	t <sub>str</sub>	10 ms Max.	Time at minimum supply voltage to be 0 s

## Phase Jitter


Phase Jitter [fs] (Offset Frequency 12k to 20MHz)	Output frequency	100 MHz	125 MHz	156.25 MHz	200 MHz	322.265625 MHz	Supply voltage
	Typ.	110	95	85	75	65	V <sub>CC</sub> =3.3V±0.165V
Max.	180	160	140	125	110		

 Product Name **SG3225 HBN 156.250000MHz C J G A** (⑤⑥: Not Available code JH)  
 (Standard form)

- ① Model ② Output (H: HCSSL) ③ Frequency ④ Supply voltage (D: 2.5 V Typ., C: 3.3 V Typ.)  
 ⑤ Frequency tolerance (J: ±50 × 10<sup>-6</sup> L: ±100 × 10<sup>-6</sup>)  
 ⑥ Operating temperature (G: -40 to +85°C, H: -40 to +105°C) ⑦ Internal identification code("A" is default)

## External dimensions

(Unit:mm)




Pin map

Pin	Connection
1	OE
2	N.C.
3	GND
4	OUT
5	OUT
6	V <sub>CC</sub>

Note:  
 OE pin = HIGH or "Open" : Specified frequency output.  
 OE pin = LOW : Output is high impedance

## Footprint (Recommended)

(Unit:mm)



In order to achieve optimum jitter performance, it is recommended that the capacitor (0.1 μF + 10 μF) between V<sub>CC</sub> and GND pin should be placed as close to the V<sub>CC</sub> pin as possible.

I<sup>2</sup>C-Bus Programmable Crystal Oscillator (SPXO)

Output: LV-PECL

SG-8506CA

- Frequency range : 50 MHz to 800 MHz
- Supply voltage : 2.5 V to 3.3 V
- External dimensions : 7.0 × 5.0 × 1.5 mm (8 pins)

Features

- User-specified one startup frequency, 7-bit I<sup>2</sup>C
- User Programming: I<sup>2</sup>C Interface
- High frequency fundamental tone crystal, Low jitter PLL technology
- Available field oscillator programmer "SG-Writer II"

Application

- OTN, BTS, Test Instrument

\*The I2C-Bus is a trademark of NXP Semiconductors



Product Number  
X1G005031xxxx00



Specifications (characteristics)

Item	Symbol	Specifications	Conditions / Remarks
Output frequency range	f <sub>o</sub>	50 MHz to 800 MHz	It can be changed by I <sup>2</sup> C
Supply voltage	V <sub>CC</sub>	2.5 V - 0.125 V to 3.3 V + 0.33 V	-
Storage temperature	T <sub>stg</sub>	-55 °C to +125 °C	Store as bare product after packing
Operating temperature	T <sub>use</sub>	-40 °C to +85 °C	-
Frequency tolerance *1	f <sub>tol</sub>	K : ±31.5 × 10 <sup>-6</sup>	Customized Product (Option)
		L : ±50 × 10 <sup>-6</sup>	
Current consumption	I <sub>CC</sub>	90 mA Max.	OE Active, L_ECL=50 Ω
		40 mA Max.	OE Inactive, Output Standby: Hi-Z mode
Disable current	I <sub>dis</sub>	70 mA Max.	OE Inactive, Output Standby: Fix mode
Symmetry	SYM	45 % to 55 %	At outputs crossing point
Output voltage	V <sub>OH</sub>	V <sub>CC</sub> - 1.025 V Min.	DC characteristics
	V <sub>OL</sub>	V <sub>CC</sub> - 1.62 V Max.	
Output load condition	L_ECL	50 Ω	Termination to V <sub>CC</sub> - 2.0 V
Input voltage	V <sub>IH</sub>	70% V <sub>CC</sub> Min.	OE, SDA and SCL
	V <sub>IL</sub>	30% V <sub>CC</sub> Max.	
Rise time / Fall time	tr / tf	400 ps Max.	Between 20% and 80% of (V <sub>OH</sub> - V <sub>OL</sub> )
Start-up time	t <sub>str</sub>	10 ms Max.	Time at minimum supply voltage to be 0 s
Setting time for frequency change	t <sub>SET1</sub>	1.5 ms Max.	From setting NEW_FREQ bit to output new frequency

\*1 Frequency tolerance includes initial frequency tolerance, temperature variation, supply voltage change, reflow drift and 10 years aging at +25 °C.

Product Name SG-8506 CA 156.2MHz 0x37 A P R L Z  
(Standard form) ① ② ③ ④ ⑤ ⑥ ⑦ ⑧ ⑨

① Model, ② Package type,


③ Power-on default output frequency (50 ~ 800 MHz), ④ I<sup>2</sup>C slave address, ⑤ Internal crystal frequency,

⑥ Output enable pin Polarity, ⑦ Supply voltage/Output format, ⑧ Frequency tolerance/Operating temperature, ⑨ Output standby type

⑤ Internal crystal frequency	⑥ Output enable pin Polarity	⑦ Supply voltage/Output format	⑧ Frequency tolerance/Operating temperature	⑨ Output standby type
A 114.1444 MHz	P Active High Q Active Low	R 2.5 V ~ 3.3 V/LVPECL	K ±31.5 × 10 <sup>-6</sup> /-40 to +85 °C L ±50 × 10 <sup>-6</sup> /-40 to +85 °C	F Fix (OUT="L", OUTN="H") Z High-Z


External dimensions

(Unit: mm)




Footprint (Recommended)



(Unit: mm)



Block diagram



Phase Noise



Phase Jitter

	Offset Frequency	100.00 MHz	125.00 MHz	156.25 MHz	250.00 MHz	312.50 MHz	500.00 MHz	625.00 MHz
Phase jitter *2 Typ.	12 kHz to 20 MHz	0.31 ps	0.30 ps	0.26 ps	0.26 ps	0.29 ps	0.28 ps	0.29 ps

\*2 In order to achieve optimum jitter performance, it is recommended that the capacitor (0.1  $\mu$ F + 10  $\mu$ F) between Vcc and GND pin should be placed as close to the Vcc pin as possible.

**Dual or Quad Selectable Programmable Crystal Oscillator**  
**Output: LV-PECL**

**Product Number**  
**SG-8503CA : X1G005011xxxx00**  
**SG-8504CA : X1G005021xxxx00**

# SG-8503CA / SG-8504CA

- Dual frequency Selectable: SG-8503CA, 7.0 × 5.0 × 1.5 mm (6 pins)
- Quad frequency Selectable: SG-8504CA, 7.0 × 5.0 × 1.5 mm (8 pins)
- Frequency range: 50 MHz to 800 MHz
- Supply voltage: 2.5 V to 3.3 V

**Features**

- User-specified two (FSEL) or four (FSEL0, FSEL1) startup frequencies
- High frequency fundamental tone crystal, Low jitter PLL technology
- Available field oscillator programmer "SG-Writer II"

**Application**

- OTN, BTS, Test Instrument


**Specifications (characteristics)**

Item	Symbol	Specifications	Conditions / Remarks
Output frequency range	fo	50 MHz to 800 MHz	-
Supply voltage	V <sub>CC</sub>	2.5 V - 0.125 V to 3.3 V + 0.33 V	-
Storage temperature	T <sub>stg</sub>	-55 °C to +125 °C	Store as bare product after packing
Operating temperature	T <sub>use</sub>	-40 °C to +85 °C	-
Frequency tolerance *1	f <sub>tol</sub>	K : ±31.5 × 10 <sup>-6</sup> L : ±50 × 10 <sup>-6</sup>	Customized Product (Option)
Current consumption	I <sub>CC</sub>	90 mA Max.	OE Active, L <sub>ECL</sub> = 50 Ω
Disable current	I <sub>dis</sub>	40 mA Max.	OE Inactive, Output Standby: Hi-Z mode
		70 mA Max.	OE Inactive, Output Standby: Fix mode
Symmetry	SYM	45 % to 55 %	At outputs crossing point
Output voltage	V <sub>OH</sub>	V <sub>CC</sub> - 1.025 V Min.	DC characteristics
	V <sub>OL</sub>	V <sub>CC</sub> - 1.62 V Max.	
Output load condition	L <sub>ECL</sub>	50 Ω	Termination to V <sub>CC</sub> - 2.0 V
Input voltage	V <sub>IH</sub>	70% V <sub>CC</sub> Min.	SG-8503CA : OE, FSEL
	V <sub>IL</sub>	30% V <sub>CC</sub> Max.	SG-8504CA : OE, FSEL0, FSEL1
Rise time / Fall time	tr / tf	400 ps Max.	Between 20% and 80% of (V <sub>OH</sub> - V <sub>OL</sub> )
Start-up time	t <sub>str</sub>	10 ms Max.	Time at minimum supply voltage to be 0 s
Setting time for frequency change	t <sub>SET1</sub>	1.5 ms Max.	SG-8503CA : From setting FSEL pin to output new frequency SG-8504CA : From setting FSEL0 / FSEL1 pin to output new frequency

\*1 Frequency tolerance includes initial frequency tolerance, temperature variation, supply voltage change, reflow drift and 10 years aging at +25 °C.

Product Name SG-8503 CA 156MHz 625MHz A P R L Z  
 (Standard form) ① ② ③ ④ ⑤ ⑥ ⑦ ⑧ ⑨

① Model, ② Package type,

③ Frequency-0 (50 ~ 800 MHz), ④ Frequency-1 (50 ~ 800 MHz), ⑤ Internal crystal frequency, ⑥ Output enable pin Polarity,

⑦ Supply voltage/Output format, ⑧ Frequency tolerance/Operating temperature, ⑨ Output standby type

Product Name SG-8504 CA 156.2MHz nnnn A P R L Z  
 (Standard form) ① ② ③ ④ ⑤ ⑥ ⑦ ⑧ ⑨

① Model, ② Package type,

③ Frequency-0 (50 ~ 800 MHz), ④ Parameter identifier, ⑤ Internal crystal frequency, ⑥ Output enable pin Polarity,

⑦ Supply voltage/Output format, ⑧ Frequency tolerance/Operating temperature, ⑨ Output standby type



⑤ Internal crystal frequency	⑥ Output enable pin Polarity	⑦ Supply voltage/ Output format	⑧ Frequency tolerance/ Operating temperature	⑨ Output standby type
A 114.1444 MHz	P Active High Q Active Low	R 2.5 V ~ 3.3 V/LVPECL	K ±31.5 × 10 <sup>-6</sup> /-40 to +85 °C L ±50 × 10 <sup>-6</sup> /-40 to +85 °C	F Fix (OUT="L", OUTN="H") Z High-Z

**Phase Jitter**


	Offset Frequency	100.00 MHz	125.00 MHz	156.25 MHz	250.00 MHz	312.50 MHz	500.00 MHz	625.00 MHz
Phase jitter *2 Typ.	12 kHz to 20 MHz	0.31 ps	0.30 ps	0.26 ps	0.26 ps	0.29 ps	0.28 ps	0.29 ps

\*2 In order to achieve optimum jitter performance, it is recommended that the capacitor (0.1 μF + 10 μF) between V<sub>CC</sub> and GND pin should be placed as close to the V<sub>CC</sub> pin as possible.

Phase Noise



Block diagram





External dimensions

(Unit: mm)

Footprint (Recommended)(Unit: mm)


SG-8503CA

SG-8504CA



SG-8503CA

SG-8504CA



Pin	Connection
1	OE
2	FSEL (L = Frequency-0, H = Frequency-1)
3	GND
4	OUT
5	OUTN
6	Vcc

Pin	Connection	Pin	Connection
1	NC	5	OUTN
2	OE	6	Vcc
3	GND	7	FSEL0
4	OUT	8	FSEL1

FSEL1, FSEL0	Output Frequency
LL	Frequency-0
LH	Frequency-1
HL	Frequency-2
HH	Frequency-3

In order to achieve optimum jitter performance, it is recommended that the capacitor (0.1 μF + 10 μF) between Vcc and GND pin should be placed as close to the Vcc pin as possible.