## GateMate<sup>™</sup> FPGA

Suitable from university projects up to high volume applications

new

Supported by:

Federal Ministry for Economic Affairs and Energy

on the basis of a decision by the German Bundestag

## **Overview**

The GateMate<sup>™</sup> FPGA family of Cologne Chip AG addresses all application requirements of small to medium size FPGAs. Logic capacity, power consumption, package size and PCB compatibility are best in class. GateMate<sup>™</sup> FPGAs combine these features with lowest cost in industry making the devices well suited from University projects to high volume applications. Because of the outstanding circuit size/cost ratio, new applications now can use the benefits of FPGAs.

All this is based on a novel FPGA architecture combining Cologne Programmable Elements (CPE) with a smart routing engine. The CPE architecture allows an efficient building of arbitrarily-sized multipliers. Memory aware applications can use block RAMs with bit widths of 1 to 80 bits.

General Purpose IOs (GPIOs) can use different voltage levels from 1.2 to 2.5 Volt. All GPIOs can be configured as single-ended or LVDS differential pairs. Furthermore a high speed SerDes interface is available.


FPGA designs are synthesized using the Yosys framework. The Cologne Chip P&R software maps and implements the design into GateMate<sup>™</sup> FPGA.



A Static Timing Analysis (STA) is also performed and gives evidence about critical paths and the overall performance of a design. The design can be simulated using Verilog netlist and SDF timing extraction.

The devices are manufactured using Globalfoundries<sup>™</sup> 28 nm SLP (Super Low Power) process. Due to manufacturing in Europe, there is no danger of trade restrictions or high taxation.





Tel:

FBGA 324 ball 15x15 mm with 0.8 mm ball pitch package of GateMate<sup>™</sup> CCGM1A1



Cologne Chip AG Eintrachtstr. 113 50668 Koeln, Germany eMail: info@colognechip.com Web: www.colognechip.com +49.221.91240

## GateMate<sup>™</sup> Features

- Logic capacity from 40.000 to more than a million LUT-4 equivalent cells
- DPSRAM 1.280 Mbit
- Novel architecture with new programmable element (CPE)
- CPE consists of LUT tree with 8 inputs
- 3 operation areas: low power, economy, speed

- FPGA in ball grid package for low size and high pin count
- Design conversion service free of charge for GateMate<sup>™</sup> customers
- Only 2 signal layers on PCB necessary
- Low configuration bit count
- Very fast configuration using 4 bit SPI interface up to 100 MHz

GND _A VDD_ IO_I NA _B	_NA IO_NB	GND IO_N _B2		GND	I0_NB _B7	IO_EB	VDD_	IO_EB		
NA _B					_D/	_B8		_B5	GND	Α
TO NA TO				VDD_ NB	IO_NB _A7	IO_EB _A8	GND	IO_EB _A5	VDD_ EB	в
				IO_NB _B6	IO_NB _B8	I0_EB _B7	IO_EB _B6	IO_EB _B4	I0_EB _A4	с
										D
			VDD_ NB	GND	VDD_ EB	IO_EB _B3	IO_EB _A3	VDD_ EB	GND	Е
VDD_ GN	ND VDD		GND	VDD_ EB	GND	IO_EB _B1	IO_EB _A1	IO_EB _B0	I0_EB _A0	F
GND VD	DD GND	VDD GND	VDD	GND	VDD_ EA	I0_EA _B8	I0_EA _A8	I0_EA _B7	I0_EA _A7	G
VDD GN	ND VDD	GND VDD	GND	VDD	GND	I0_EA _B6	I0_EA _A6	VDD_ EA	GND	н
GND VD	DD GND	VDD GND	VDD	GND	VDD_ EA	I0_EA _B5	I0_EA _A5	I0_EA _B4	I0_EA _A4	J
VDD GN	ND VDD	GND VDD	GND	VDD	GND	IO_EA _B3	IO_EA _A3	IO_EA _B2	10_EA _A2	к
GND VD	DD GND	VDD GND	VDD	GND	VDD_ EA	IO_EA _B1	IO_EA _A1	VDD_ EA	GND	L
VDD GN	ND VDD	GND VDD	GND	VDD	IO_EA _B0	IO_EA _A0	GND	IO_SB _A3	IO_SB _B3	м
GND VD	DD GND		GND	VDD_ SB	IO_SB _A8	I0_SB _B8	N.C.	GND	VDD_ SB	Ν
		-		IO_SB _B7	IO_SB _A6	IO_SB _B6	VDD_ PLL	IO_SB _A2	IO_SB _B2	Ρ
			GND	IO_SB _A5	IO_SB _B5	VDD_ SB	GND	IO_SB _A1	IO_SB _B1	R
			SER_ CLK	SER_ CLK_N	VDD_ CLK	RST_N	VDD_ SER_ PLL	GND	VDD_ SB	т
				SER_ TX_P	GND	GND	GND	IO_SB _A0	IO_SB _B0	U
			SER_	SER_ TX_N	GND	POR_ ADJ	GND	VDD_ SER	GND	v
78	89	10 11	12	13	14	15	16	17	18	
	_A     _A     _A     _A     _A       A     IO_NA     IO_A     _A       Q     QDD     G     _A       VDD     G     QDD     G       QDD     G     QDD     G       QDD <td< th=""><th>A     D.A.A     D.A.A     D.A.A       A     D.A.A     D.A.A     D.A.A       A     D.A.A     D.A.A     D.A.A       GND     D.A.A     D.A.A     D.A.A       GND     D.A.A     D.A.A     D.A.A       GND     D.A.A     D.A.A     D.A.A       VDD     GND     VDD     GND       GND     GND     GND     GND       GND     GND</th><th>IO_NA     IO_NA     <th< th=""><th>I     I</th><th>A     D     NA     D</th><th>NA     EF7     IAB     NB     ZA     AA     NA     AA       AAA     TAA     TAA</th><th>NA     GF7     AA     NB     AZ     AA     NB     AZ     AA       A     AA     TAA     <td< th=""><th>NA EF7 IAB NB IAB IAB IAB IAA IAB   VDD GHD VDD GHD VDD GHD VDD GHD VDD GHD IAD GHD IAD IAD</th><th>NA     2.67     A.0     NB     A.22     A.4     NB     A.7     A.8     C.NB     I.A.8       A     A.A.8     T.A.8     T.A</th><th>NA     EP7     LA0     NB     LA2     LA4     NB     LA7     LAB     CNU     LAS     EPA       A     CAA     TAA     TAA</th></td<></th></th<></th></td<>	A     D.A.A     D.A.A     D.A.A       A     D.A.A     D.A.A     D.A.A       A     D.A.A     D.A.A     D.A.A       GND     D.A.A     D.A.A     D.A.A       GND     D.A.A     D.A.A     D.A.A       GND     D.A.A     D.A.A     D.A.A       VDD     GND     VDD     GND       GND     GND     GND     GND       GND     GND	IO_NA     IO_NA <th< th=""><th>I     I</th><th>A     D     NA     D</th><th>NA     EF7     IAB     NB     ZA     AA     NA     AA       AAA     TAA     TAA</th><th>NA     GF7     AA     NB     AZ     AA     NB     AZ     AA       A     AA     TAA     <td< th=""><th>NA EF7 IAB NB IAB IAB IAB IAA IAB   VDD GHD VDD GHD VDD GHD VDD GHD VDD GHD IAD GHD IAD IAD</th><th>NA     2.67     A.0     NB     A.22     A.4     NB     A.7     A.8     C.NB     I.A.8       A     A.A.8     T.A.8     T.A</th><th>NA     EP7     LA0     NB     LA2     LA4     NB     LA7     LAB     CNU     LAS     EPA       A     CAA     TAA     TAA</th></td<></th></th<>	I     I	A     D     NA     D	NA     EF7     IAB     NB     ZA     AA     NA     AA       AAA     TAA     TAA	NA     GF7     AA     NB     AZ     AA     NB     AZ     AA       A     AA     TAA     TAA <td< th=""><th>NA EF7 IAB NB IAB IAB IAB IAA IAB   VDD GHD VDD GHD VDD GHD VDD GHD VDD GHD IAD GHD IAD IAD</th><th>NA     2.67     A.0     NB     A.22     A.4     NB     A.7     A.8     C.NB     I.A.8       A     A.A.8     T.A.8     T.A</th><th>NA     EP7     LA0     NB     LA2     LA4     NB     LA7     LAB     CNU     LAS     EPA       A     CAA     TAA     TAA</th></td<>	NA EF7 IAB NB IAB IAB IAB IAA IAB   VDD GHD VDD GHD VDD GHD VDD GHD VDD GHD IAD GHD IAD	NA     2.67     A.0     NB     A.22     A.4     NB     A.7     A.8     C.NB     I.A.8       A     A.A.8     T.A.8     T.A	NA     EP7     LA0     NB     LA2     LA4     NB     LA7     LAB     CNU     LAS     EPA       A     CAA     TAA     TAA

Package Connections of GateMate<sup>™</sup> CCGM1A1 with ball positions and signal names

designed and manufactured in Germany

- No excessive start-up currents
- Only two supply voltages needed, that can be applied in any order
- Multiple clocking schemas
- Dual-ported Block RAMs with 1-80 bits data width, also configurable as FIFO
- Multipliers with arbitrary factor sizes implementable
- SerDes 2.5 Gb/s
- General Purpose IOs (GPIO) configurable as single-ended or differential (LVDS)
- Pullup/Pulldown resistors configurable
- Support for ADC and DAC with additional IP cores
- Core voltage depending on application mode: 0.9 V, 1.0 V, 1.1 V
- Globalfoundries<sup>™</sup> 28 nm SLP (Super Low Power) processMade in Europe
- Easy synthesis using the Yosys framework
- GateMate<sup>™</sup> Place&Route with automatic clock Skew analysis and fixing
- Static Timing Analysis for performance evaluation
- Available in different size versions (see table)

Device	Rel. size	Cologne Programmable Elements 1) 2)			Block RAM 3)		PLLs	SERDES	I/O	s	Package	
		CPEs	8-Inp-LUT trees	FF/Latches	20Kb	40Kb			sing <mark>le-e</mark> nded	differential	balls	size (mm)
CCGM1A1	1	20,480	20,480	40,960	64	32	4	1	162	81	324BGA	15x15
CCGM1A2	2	40,960	40,960	81,920	128	64	8	2	162	81	324BGA	15x15
CCGM1A4	4	81,920	81,920	163,840	256	128	16	4	154	77	324BGA	15x15
CCGM1A9	9	184,320	184,320	368,640	576	288	36	9	tbd	tbd	tbd	tbd
CCGM1A16	16	327,680	327,680	655,360	1,024	512	64	16	tbd	tbd	tbd	tbd
CCGM1A25	25	512,000	512,000	1,024,000	1,600	800	100	25	tbd	tbd	tbd	tbd

1) CPEs have 2x4 or 8 inputs connected to a LUT tree

2) Each CPE can be used as 2x2 Multiplier tile

3) Block RAM can have a data width of 1-80 bits



Cologne Chip AG Eintrachtstr. 113 50668 Koeln, Germany eMail: info@colognechip.com Web: www.colognechip.com +49.221.91240

Tel: